







**TPS53355** ZHCS181G - AUGUST 2011 - REVISED APRIL 2021

TPS53355 具有 Eco-mode™ 的 1.5V 至 15V 输入(4.5V 至 25V 偏置) 30A 同步降压 SWIFT™ 转换器

# 1 特性

Ŧ

Texas

INSTRUMENTS

- 推出备选产品:LMZ31530 采用 15 × 16 × 5.8mm QFN 封装的 14.5V、30A 降压电源模块
- 最大效率 96%
- 转换输入电压范围:1.5V 至 15V
- VDD 输入电压范围: 4.5V 至 25V
- 输出电压范围:0.6V 至 5.5V
- 5V LDO 输出
- 支持单轨输入
- 具有 30A 连续输出电流的集成功率 MOSFET
- 用于在轻负载时实现高效率的自动跳跃 Eco-mode<sup>™</sup>
- 关断电流 < 10 µ A</li>
- 具有快速瞬态响应的 D-CAP™ 模式
- 可借助外部电阻器在 250kHz 至 1MHz 之间选择开 关频率
- 可选自动跳跃或仅 PWM 工作模式
- 内置 1% 0.6V 基准电压
- 0.7ms、1.4ms、2.8ms 和 5.6ms 可选内部电压伺 服器软启动
- 集成升压开关
- 预充电启动能力 •
- 具有热补偿的可调过流限制
- 过压、欠压、UVLO 和过热保护
- 支持全陶瓷输出电容器 ٠
- 漏极开路电源正常指示
- 整合 NexFET<sup>™</sup> 电源块技术 •
- 采用 PowerPAD<sup>™</sup> 的 22 引脚 QFN 封装
- 对于 SWIFT<sup>™</sup> 电源产品文档,请参阅 http:// • www.ti.com/swift
- 可选"绿色环保"(符合 RoHS 标准)

• 使用 TPS53355 并借助 WEBENCH<sup>®</sup> Power Designer 创建定制设计方案

# 2 应用

- 企业服务器和存储
- 有线网络交换机和路由器
- ASIC、SoC、FPGA、DSP 内核和 I/O 电压

# 3 说明

TPS53355 是一款具有集成 MOSFET 的 D-CAP<sup>™</sup> 模 式、30A 同步转换器。它的设计目标是简单易用、减 少外部元件,以及适用于空间受限的电源系统。

该器件具有 5mΩ/2mΩ 集成 MOSFET、1% 精度、 0.6V 基准电压和集成的升压开关。具有竞争力的特性 示例包括:1.5V 至 15V 宽转换输入电压范围、超低的 外部元件数、针对超快瞬变的 D-CAP™ 模式控制、自 动跳跃模式运行、内部软启动控制、可选频率并且无需 补偿。

转换输入电压范围为 1.5V 至 15V, 电源电压范围为 4.5V 至 25V, 输出电压范围为 0.6V 至 5.5V。

该器件采用 22 引脚 6mm × 5mm QFN 封装。

LMZ31530 将 TPS53355 电感器和其他无源器件集成 在一个易于使用的小型模块中。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPS53355	LSON-CLIP (22)	6.00mm × 5.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用





# **Table of Contents**

1 特性	1
2 应用	1
3 说明	1
4 Revision History	
5 Pin Configuration and Functions	4
6 Specifications	<mark>5</mark>
6.1 Absolute Maximum Ratings <sup>(1)</sup>	<mark>5</mark>
6.2 ESD Ratings	<mark>5</mark>
6.3 Recommended Operating Conditions	<mark>5</mark>
6.4 Thermal Infomation	<mark>5</mark>
6.5 Electrical Characteristics	<mark>6</mark>
6.6 Typical Characteristics	<mark>8</mark>
7 Detailed Description	14
7.1 Overview	14
7.2 Functional Block Diagram	14
7.3 Feature Description	16
7.4 Device Functional Modes	19

8 Application and Implementation	21
8.1 Application Information	
8.2 Typical Applications	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
11.2 接收文档更新通知	
11.3 支持资源	
11.4 Trademarks	
11.5 静电放电警告	
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	35

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision F (June 2019) to Revision G (April 2021)	Page
• 向节 1 添加了 LMZ31530 信息,作为 TPS53355 的模块版本	1
• 更新了整个文档中的表格、图和交叉参考的编号格式	
<ul> <li>更新了节 2</li> </ul>	
• 向节 3 添加了 LMZ31530 信息,作为 TPS53355 的模块版本	
Added BST Resistor Selection to <sup>†</sup> 8.2.1.2.2	
• Added 方程式 14 and supporting information	
• MODE and RF pins updated in 图 10-1	
Changes from Revision E (March 2019) to Revision F (June 2019)	Page
• 从"说明"中删除了 - 40°C 至 +85°C 温度范围	
Removed -40°C to +85°C temperature range from Absolute Maximum Ratings	
Changes from Revision D (November 2016) to Revision E (March 2019)	Page
• 添加了 WEBENCH 链接	1
Deleted "Operating free-air temperature, T <sub>A</sub> " row	
Changes from Revision C (February 2016) to Revision D (November 2016)	Page
• 添加了 <i>特性</i> :可选"绿色环保"(符合 RoHS 标准)	1
• Added the VQP package to the #6.4	
• From: a SC5026-1R0 inductor is used. To: a 744355182 inductor is used	
• Changed 图 6-32 and 图 6-33	8
• # 7.3.1, Changed the NOTE From: "The 5-V LDO is not controlled" To: "The 5-V LI	DO is controlled"16
• Changed 250 μs To ~550 μs in 图 7-1	
Changes from Revision B (January 2014) to Revision C (February 2016)	Page
• 将数据表标题从"TPS53355 具有 Eco-mode™ 的高效 30A 同步降压转换器"更改	 为 "TPS53355 具有 Eco-

将数据表标题从"TPS53355 具有 Eco-mode™ 的高效 30A 同步降压转换器"更改为"TPS53355 具有 Eco-mode™ 的 30A 高效同步降压 SWIFT™ 转换器"......1



•	添加了 <i>节1</i> :"对于 SWIFT™ 电源产品文档 ,"	1
CI	hanges from Revision A (September 2012) to Revision B (January 2014)	Page
•	添加了引脚配置和功能部分、ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、 议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	
CI	hanges from Revision * (August 2011) to Revision A (September 2012)	Page
•	将转换输入电压从 "3V" 更改为 "1.5V"	1
•	Changed VIN input voltage range minimum from "3 V" to "1.5 V"	4
•	Changed typographical error in THERMAL INFORMATION table	
•	Changed VIN (main supply) input voltage range minimum from "3 V' to "1.5 V" in $\#$ 6.3	5
•	Changed VIN pin power conversion input minimum voltage from "3 V" to "1.5 V" in ELECTRICAL CHARACTERISTICS table	_
•	Changed conversion input voltage range from "3 V" to "1.5" in #7.1	
•	Added note to the $\#7.2$	
•	Changed "ripple injection capacitor" to "ripple injection resistor" in $\#$ 10.1 section	



# **5** Pin Configuration and Functions



#### A. N/C = no connection

# 图 5-1. Package With PowerPad 22-Pins (LSON-CLIP) Top View

## 表 5-1. Pin Functions

			DESCRIPTION	
NAME	NO		DESCRIPTION	
EN	2	I	Enable pin. Typical turn-on threshold voltage is 1.2 V. Typical turn-off threshold is 0.95 V.	
GND	—	_	Ground and thermal pad of the device. Use proper number of vias to connect to ground plane.	
	6			
	7			
LL	8	В	Output of converted power. Connect this pin to the output Inductor.	
	9			
	10			
	11			
MODE	20	I	Soft-start and Skip/CCM selection. Connect a resistor to select soft-start time using 表 7-3. The soft-start time is detected and stored into internal register during start-up.	
N/C	5		No connect.	
PGOOD	3	0	pen drain power good flag. Provides 1-ms start-up delay after VFB falls in specified limits. When VFB oes out of the specified limits PGOOD goes low after a 2-μs delay.	
RF	22	I	Switching frequency selection. Connect a resistor to GND or VREG to select switching frequency using $ au$ 7-1. The switching frequency is detected and stored during the startup.	
TRIP 21 I		21 I	OCL detection threshold setting pin. I <sub>TRIP</sub> = 10 µA at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows:	
			$V_{OCL}$ = $V_{TRIP}/32$ ( $V_{TRIP} \le 2.4$ V, $V_{OCL} \le 75$ mV)	
VBST	4	Р	Supply input for high-side FET gate driver (boost terminal). Connect capacitor from this pin to LL node. Internally connected to VREG via bootstrap MOSFET switch.	
VDD	19	Р	Controller power supply input. VDD input voltage range is from 4.5 V to 25 V.	
VFB	1	I	Output feedback input. Connect this pin to Vout through a resistor divider.	
	12			
	13			
VIN	14	P	Conversion power input. VIN input voltage range is from 1.5 V to 15 V.	
	15		Conversion power input. Vita input voltage fange is from 1.5 V to 15 V.	
	16			
	17			
VREG	18	Р	5-V low drop out (LDO) output. Supplies the internal analog circuitry and driver circuitry.	

(1) I=Input, O=Output, B=Bidirectional, P=Supply



# **6** Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
	VIN (	main supply)	- 0.3	25	
	VDD		- 0.3	28	
Input voltage	VBS1	-	- 0.3	32	V
	VBS1	(with respect to LL)	- 0.3	7	
	EN, T	RIP, VFB, RF, MODE	- 0.3	7	
		DC	- 2	25	
Output valtage	LL	Pulse < 20 ns, E = 5 μ J	- 7	27	v
Output voltage	PGO	DD, VREG	- 0.3	7	v
	GND		- 0.3	0.3	
Source/sink current	VBS1	•	50		mA
Junction temperature, 7	lunction temperature, T <sub>J</sub>		- 40	150	°C
Lead temperature 1,6 n	ead temperature 1,6 mm (1/16 inch) from case for 10 seconds			300	°C
Storage temperature, T	stg		- 55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under # 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
	VIN (main supply)	1.5	15		
	VDD	4.5	25		
Input voltage range	VBST	4.5	28	V	
	VBST (with respect to LL)	4.5	6.5		
	EN, TRIP, VFB, RF, MODE	- 0.1	6.5		
Output voltage range	LL	- 1	22	v	
	PGOOD, VREG	- 0.1	6.5	v	
Junction temperature range, 1	[J	- 40	125	°C	

# 6.4 Thermal Infomation

θ JA     Junction-to-ambient thermal resistance     27       0     Image: state of the second state	TPS5	TPS53355		
	THERMAL METRIC <sup>(1)</sup>		VQP	UNIT
		22 PINS	22 PINS	
θ JA	Junction-to-ambient thermal resistance	27.2	27.2	°C/W
$^{\theta}$ JCtop	Junction-to-case (top) thermal resistance	17.1	17.1	°C/W

Copyright © 2021 Texas Instruments Incorporated



			TPS53355		
	THERMAL METRIC <sup>(1)</sup>	DQP	VQP	UNIT	
		22 PINS	22 PINS		
θ JB	Junction-to-board thermal resistance	5.9	5.9	°C/W	
∲JT	Junction-to-top characterization parameter	0.8	0.8	°C/W	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	5.8	5.8	°C/W	
<sup>θ</sup> JCbot	Junction-to-case (bottom) thermal resistance	1.2	1.2	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Electrical Characteristics**

Over recommended free-air temperature range, V<sub>VDD</sub>= 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY C	URRENT			I		
V <sub>VIN</sub>	VIN pin power conversion input voltage		1.5		15	V
V <sub>VDD</sub>	Supply input voltage		4.5		25	V
I <sub>VIN(leak)</sub>	VIN pin leakage current	V <sub>EN</sub> = 0 V			1	μA
I <sub>VDD</sub>	VDD supply current	T <sub>A</sub> = 25°C, No load, V <sub>EN</sub> = 5 V, V <sub>VFB</sub> = 0.630 V		420	590	μA
IVDDSDN	VDD shutdown current	$T_A = 25^{\circ}C$ , No load, $V_{EN} = 0 V$			10	μA
INTERNAL	REFERENCE VOLTAGE					
V <sub>VFB</sub>	VFB regulation voltage	CCM condition <sup>(1)</sup>		0.6		V
		T <sub>A</sub> = 25°C	0.597	0.6	0.603	
V <sub>VFB</sub>	VFB regulation voltage	$0^{\circ}C \leqslant T_{A} \leqslant 85^{\circ}C$	0.5952	0.6	0.6048	V
		$-40^{\circ}C \leqslant T_{A} \leqslant 85^{\circ}C$	0.594	0.6	0.606	3
I <sub>VFB</sub>	VFB input current	V <sub>VFB</sub> = 0.630 V, T <sub>A</sub> = 25°C		0.01	0.20	μA
	TU				I	
V <sub>VREG</sub>	LDO output voltage	$0 \text{ mA} \leqslant I_{VREG} \leqslant 30 \text{ mA}$	4.77	5	5.36	V
I <sub>VREG</sub>	LDO output current <sup>(1)</sup>	Maximum current allowed from LDO			30	mA
V <sub>DO</sub>	Low drop out voltage	V <sub>VDD</sub> = 4.5 V, I <sub>VREG</sub> = 30 mA			230	mV
BOOT-STF	RAP SWITCH					
V <sub>FBST</sub>	Forward voltage	$V_{VREG-VBST}$ , $I_F$ = 10 mA, $T_A$ = 25°C		0.1	0.2	V
I <sub>VBSTLK</sub>	VBST leakage current	V <sub>VBST</sub> = 23 V, V <sub>SW</sub> = 17 V, T <sub>A</sub> = 25°C		0.01	1.50	μA
	FREQUENCY CONTROL					
t <sub>OFF(min)</sub>	Minimum off time	T <sub>A</sub> = 25°C	150	260	400	ns
t <sub>ON(min)</sub>	Minimum on time	$V_{IN}$ = 17 V, $V_{OUT}$ = 0.6 V, $R_{RF}$ = 39 k $\Omega$ , T <sub>A</sub> = 25 °C <sup>(1)</sup>		35		ns
SOFT STA	RT				1	
		R <sub>MODE</sub> = 39 k Ω		0.7		
	Internal soft-start time from	R <sub>MODE</sub> = 100 k Ω		1.4		
t <sub>SS</sub>	$V_{OUT} = 0$ V to 95% of $V_{OUT}$	R <sub>MODE</sub> = 200 k Ω		2.8		ms
		R <sub>MODE</sub> = 470 k Ω		5.6		
INTERNAL	MOSFETS					
R <sub>DS(on)H</sub>	High-side MOSFET on-resistance	T <sub>A</sub> = 25°C		5		mΩ
R <sub>DS(on)L</sub>	Low-side MOSFET on-resistance	$T_A = 25^{\circ}C$		2		mΩ



Over recommended free-air temperature range, V<sub>VDD</sub>= 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
POWER G	DOD					
		PG in from lower	92.5%	95.0%	98.5%	
V <sub>THPG</sub>	PG threshold	PG in from higher	107.5%	110.0%	112.5%	
		PG hysteresis	2.5%	5.0%	7.5%	
R <sub>PG</sub>	PG transistor on-resistance		15	30	55	Ω
t <sub>PGDEL</sub>	PG delay	Delay for PG in	0.8	1	1.2	ms
	RESHOLD AND SETTING CONDITIONS	<b>)</b>				
V <sub>EN</sub>	EN Voltage	Enable	1.8			V
		Disable			0.6	
I <sub>EN</sub>	EN Input current	V <sub>EN</sub> = 5 V			1.0	μA
		$R_{RF} = 0 \Omega$ to GND, $T_A = 25^{\circ}C^{(2)}$	200	250	300	
		$R_{RF}$ = 187 k Ω to GND, $T_{A}$ = 25°C <sup>(2)</sup>	250	300	350	
		$R_{\rm RF} = 619  \text{k}  \Omega$ , to GND, $T_{\rm A} = 25^{\circ} \text{C}^{(2)}$	350	400	450	
_		$R_{RF} = Open, T_{A} = 25^{\circ}C^{(2)}$	450	500	550	
f <sub>sw</sub>	Switching frequency	$R_{RF} = 866 \text{ k} \Omega$ to VREG, $T_{A} = 25^{\circ} \text{C}^{(2)}$	580	650	720	kHz
		$R_{\text{RF}}$ = 309 k Ω to VREG, T <sub>A</sub> = 25°C <sup>(2)</sup>	670	750	820	
		$R_{\text{RF}} = 124 \text{ k} \Omega \text{ to VREG, } T_{\text{A}} = 25^{\circ} \text{C}^{(2)}$	770	850	930	
		$R_{RF} = 0 \ \Omega$ to VREG, $T_A = 25^{\circ}C^{(2)}$	880	970	1070	
PROTECTI	ON: CURRENT SENSE	$R_{RF} = 0 \approx 10 \text{ meG}, r_{A} = 20 \text{ G}$			1070	
	TRIP source current	V <sub>TRIP</sub> = 1 V, T <sub>A</sub> = 25°C	9.4	10.0	10.6	μA
I <sub>TRIP</sub> TC <sub>ITRIP</sub>	TRIP current temperature coefficient	On the basis of $25^{\circ}C^{(1)}$		4700	10.0	ppm/°(
V <sub>TRIP</sub>	Current limit threshold setting range	V <sub>TRIP-GND</sub>	0.4	4700	2.4	V
▼ TRIP		V <sub>TRIP</sub> = 2.4 V	68.5	75.0	81.5	v
V <sub>OCL</sub>	Current limit threshold	$V_{\text{TRIP}} = 0.4 \text{ V}$	7.5	12.5	17.5	mV
		$V_{\text{TRIP}} = 2.4 \text{ V}$	-315	-300	-285	
V <sub>OCLN</sub>	Negative current limit threshold	$V_{\text{TRIP}} = 0.4 \text{ V}$	-58	-50	-42	mV
V <sub>AZCADJ</sub>	Auto zero cross adjustable range	Positive	3	15	-42	
▼ AZCADJ		Negative		- 15	- 3	mV
DRATECTI	ON: UVP and OVP	Negative		15	5	
	OVP trip threshold	OVP detect	115%	120%	125%	
V <sub>OVP</sub>		VFB delay with 50-mV overdrive	11370	120%	123%	
	OVP propagation delay Output UVP trip threshold	UVP detect	65%	70%	75%	μs
V <sub>UVP</sub>	Output UVP propagation delay		0.8	1.0	1.2	
	Output UVP enable delay	From enable to UVP workable	1.8	2.6	3.2	ms
			1.0	2.0	3.2	ms
UVLO			4.00	4.00	4.00	
V <sub>UVVREG</sub>	VREG UVLO threshold	Wake up	4.00	4.20	4.33	V
		Hysteresis		0.25		
IHERMAL	SHUTDOWN	(1)				
T <sub>SDN</sub>	Thermal shutdown threshold	Shutdown temperature <sup>(1)</sup>		145		°C
		Hysteresis <sup>(1)</sup>		10		

(1) Ensured by design. Not production tested.

(2) Not production tested. Test condition is  $V_{IN}$ = 12 V,  $V_{OUT}$ = 1.1 V,  $I_{OUT}$  = 10 A using application circuit shown in 🗏 8-11.



# 6.6 Typical Characteristics

For V<sub>OUT</sub> = 5 V, a 744355182 inductor is used. For  $1 \le V_{OUT} \le 3.3$  V, a PA0513.441 inductor is used.





TPS53355 ZHCS181G - AUGUST 2011 - REVISED APRIL 2021



TPS53355 ZHCS181G - AUGUST 2011 - REVISED APRIL 2021



















# 7 Detailed Description

# 7.1 Overview

The TPS53355 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP™ mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53355 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in  $\frac{1}{2}$  7-3.



# 7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated



Note

The thresholds in this block diagram are typical values. Refer to the # 6.5 table for threshold limits.



# 7.3 Feature Description

### 7.3.1 5-V LDO and VREG Start-Up

TPS53355 provides an internal 5-V LDO function using input from VDD and output to VREG. When the VDD voltage rises above 2 V, the internal LDO is enabled and outputs voltage to the VREG pin. The VREG voltage provides the bias voltage for the internal analog circuitry and also provides the supply voltage for the gate drives.

#### Note

### 7.3.2 Adaptive On-Time D-CAP Control and Frequency Selection

The TPS53355 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage ( $t_{ON} \propto V_{OUT}/V_{IN}$ ).

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in  $\frac{1}{2}$  7-1. (Maintaining open resistance sets the switching frequency to 500 kHz.)

	RESISTOR (R <sub>RF</sub> ) CONNECTIONS						
VALUE (k $\Omega$ )	CONNECT TO	(f <sub>SW</sub> ) (kHz)					
0	GND	250					
187	GND	300					
619	GND	400					
OPEN	n/a	500					
866	VREG	650					
309	VREG	750					
124	VREG	850					
0	VREG	970					

### 表 7-1. Resistor and Switching Frequency

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a set signal to terminate the off time (turn off the low-side MOSFET and turn on high-side MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off time is extended until the current level falls below the threshold.

图 7-2 and 图 7-3 show two on-time control schemes.





图 7-3. On-Time Control With Ramp Compensation

## 7.3.3 Ramp Signal

The TPS53355 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with – 7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

During skip mode operation, under discontinuous conduction mode (DCM), the switching frequency is lower than the nominal frequency and the off-time is longer than the off-time in CCM. Because of the longer off-time, the ramp signal extends after crossing 0 mV. However, it is clamped at 3 mV to minimize the DC offset.

## 7.3.4 Adaptive Zero Crossing

The TPS53355 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

## 7.3.5 Power-Good

The TPS53355 has power-good output that indicates high when switcher output is within the target. The powergood function is activated after soft-start has finished. If the output voltage becomes within +10% and -5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a



1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2-  $\mu$  s) internal delay. The power-good output is an open drain output and must be pulled up externally.

The power-good MOSFET is powered through the VDD pin.  $V_{VDD}$  must be >1 V in order to have a valid powergood logic. It is recommended to pull PGOOD up to VREG (or a voltage divided from VREG) so that the powergood logic is still valid even without VDD supply.

## 7.3.6 Current Sense, Overcurrent and Short Circuit Protection

TPS53355 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53355 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor,  $R_{TRIP}$ . The TRIP terminal sources current ( $I_{TRIP}$ ) which is 10 µ A typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as shown in 方程式 1.

$$V_{\text{TRIP}}(mV) = R_{\text{TRIP}}(k\Omega) \times I_{\text{TRIP}}(\mu A)$$
<sup>(1)</sup>

The inductor current is monitored by the LL pin. The GND pin is used as the positive current sensing node and the LL pin is used as the negative current sense node. The trip current,  $I_{TRIP}$  has 4700ppm/°C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ .

As the comparison is made during the *OFF* state,  $V_{TRIP}$  sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold,  $I_{OCP}$ , can be calculated as shown in 5程式 2.

$$I_{OCP} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

In an overcurrent or short circuit condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7 ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

Hiccup time calculation:

$$t_{HIC(wait)} = (2^n + 257) \times 4 \ \mu s$$
 (3)

where

• n = 8, 9, 10, or 11 depending on soft start time selection

$$t_{HIC(dly)} = 7 \times (2^{n} + 257) \times 4 \ \mu s$$

表 7-2. Hiccup Delay

	• •		
SELECTED SOFT-START TIME (t <sub>SS</sub> ) (ms)	n	HICCUP WAIT TIME (t <sub>HIC(wait)</sub> ) (ms)	HICCUP DELAY TIME (t <sub>HIC(dly)</sub> ) (ms)
0.7	8	2.052	14.364
1.4	9	3.076	21.532
2.8	10	5.124	35.868
5.6	11	9.220	64.540

#### 7.3.7 Overvoltage and Undervoltage Protection

TPS53355 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS53355 latches OFF both high-side and low-side MOSFETs

(4)



drivers. The controller restarts after a hiccup delay (16 ms with 0.7 ms soft-start). This function is enabled 1.5-ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches UV threshold, then both high-side MOSFET and low-side MOSFET driver will be OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET driver remains OFF until the OV condition is removed.

### 7.3.8 UVLO Protection

The TPS53355 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2 V, the device restarts. This is a non-latch protection.

### 7.3.9 Thermal Shutdown

TPS53355 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 145°C), TPS53355 is shut off. When the temperature falls about 10°C below the threshold value, the device will turn back on. This is a non-latch protection.

## 7.4 Device Functional Modes

#### 7.4.1 Enable, Soft Start, and Mode Selection

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its startup sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250  $\mu$ s to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. During this period, the MODE pin also senses the resistance attached to this pin and determines the soft-start time. Switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

MODE SELECTION	ACTION	SOFT-START TIME (ms)	
NODE SELECTION	ACTION	SOI I-START TIME (IIIS)	R <sub>MODE</sub> (k Ω )
		0.7	39
Auto Skip	Pull down to GND	1.4	100
Auto Skip	Full down to GND	2.8	200
		5.6	475
		0.7	39
Forced CCM <sup>(1)</sup>	Connect to PGOOD	1.4	100
	Connect to PGOOD	2.8	200
		5.6	475

#### 表 7-3. Soft-Start and MODE Settings

 Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R<sub>MODE</sub>.

After soft start begins, the MODE pin becomes the input of an internal comparator which determines auto skip or FCCM mode operation. If MODE voltage is higher than 1.3 V, the converter enters into FCCM mode. Otherwise it will be in auto skip mode at light load condition. Typically, when FCCM mode is selected, the MODE pin is connected to PGOOD through the  $R_{MODE}$  resistor, so that before PGOOD goes high the converter remains in auto skip mode.



# 7.4.2 Auto-Skip Eco-mode™ Light Load Operation

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(5)

where

### • $f_{SW}$ is the PWM switching frequency

Switching frequency versus output current in the light load condition is a function of L,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportionally to the output current from the  $I_{OUT(LL)}$  given in  $\overline{7}$ 程式 5. For example, it is 60 kHz at  $I_{OUT(LL)}/5$  if the frequency setting is 300 kHz.

### 7.4.3 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range which is suitable for applications that need tight control of the switching frequency at a cost of lower efficiency.



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS53355 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 1.5 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current . One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

### 8.1.1 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP<sup>™</sup> mode can be simplified as shown in <u>88-1</u>.



#### 图 8-1. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$

(6)



For loop stability, the 0-dB frequency,  $f_0$ , defined below need to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \le \frac{f_{\text{SW}}}{4}$$
(7)

According to the equation above, the loop stability of D-CAP<sup>TM</sup> mode modulator is mainly determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have an output capacitance in the order of several 100  $\mu$ F and ESR in range of 10 m  $\Omega$ . These makes  $f_0$  on the order of 100 kHz or less, creating a stable loop. However, ceramic capacitors have an  $f_0$  at more than 700 kHz, and need special care when used with this modulator. An application circuit for ceramic capacitor is described in # 8.2.1.2.3.

# **8.2 Typical Applications**

### 8.2.1 Typical Application Circuit Diagram with Ceramic Output Capacitors



图 8-2. Typical Application Circuit Diagram with Ceramic Output Capacitors Schematic



# 8.2.1.1 Design Requirements

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT CH	ARACTERISTICS					
V <sub>IN</sub>	Voltage range		8	12	14	V
	Maximum input current	V <sub>IN</sub> = 8 V, I <sub>OUT</sub> = 30 A		6.3		А
IMAX	No load input current	V <sub>IN</sub> = 14 V, I <sub>OUT</sub> = 0 A with auto-skip mode		1		mA
OUTPUT	CHARACTERISTICS					
	Output voltage			1.5		
V <sub>OUT</sub>		Line regulation, 8 V $\leqslant$ V $_{\rm IN}$ $\leqslant$ 15 V	0.1%			
	Output voltage regulation	tage regulation Load regulation, V_IN = 12 V, 0 A $\leqslant$ I_{OUT} $\leqslant$ 30 A with FCCM		0.2%		
V <sub>RIPPLE</sub>	Output voltage ripple	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 30 A with FCCM		20		mV <sub>PP</sub>
I <sub>LOAD</sub>	Output load current		0		30	А
I <sub>OCP</sub>	Output overcurrent threshold			34		А
t <sub>SS</sub>	Soft-start time			1.4		ms
SYSTEMS	S CHARACTERISTICS					
f <sub>SW</sub>	Switching frequency			500		kHz
_	Peak efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 10 A		91.87%		
η	Full load efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 30 A		89.46%		
T <sub>A</sub>	Operating temperature			25		°C

### 表 8-1. Design Parameters

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS53355 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.



#### 8.2.1.2.2 External Component Selection

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

#### 1. Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using  $\frac{1}{2}$  7-3.

#### 2. Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using  $\frac{1}{8}$  7-1.

#### 3. Choose the Inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by 方程式 8.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(8)

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 5程式 9.

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{32 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(9)

#### 4. External Component Selection with All Ceramic Output Capacitors

Refer to # 8.2.1.2.3 to select external components because ceramic output capacitors are used in this design.

## 5. Choose the Overcurrent Setting Resistor

The overcurrent setting resistor, R<sub>TRIP</sub>, can be determined by 方程式 10.

$$R_{\text{TRIP}}(k\Omega) = \frac{\left(I_{\text{OCP}} - \left(\frac{1}{2 \times L \times f_{\text{SW}}}\right) \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}}\right) \times 32 \times R_{\text{DS(on)}}(m\Omega)}{I_{\text{TRIP}}(\mu A)}$$
(10)

#### where

- I<sub>TRIP</sub> is the TRIP pin sourcing current (10 μA)
- R<sub>DS(on)</sub> is the thermally compensated on-time resistance value of the low-side MOSFET

Use an  $R_{DS(on)}$  value of 1.5 m  $\Omega$  for an overcurrent level of approximately 30 A. Use an  $R_{DS(on)}$  value of 1.7 m  $\Omega$  for overcurrent level of approximately 10 A.

# 6. BST Resistor Selection

The recommended BST resistor value is 2  $\Omega$  and anything larger than 5.1  $\Omega$  is not recommended. Note that when the gate drive turns on, the voltage on the boot-strap capacitor splits between the internal pull-up resistance and the boot-strap resistance, with the internal circuits only seeing the portion across the internal pull-up resistance. Therefore, when the external resistor gets larger than the pull-up resistance, it crashes the head-room of the SW to BOOT logic, which can cause logic issues with the high-side gate driver.



#### 8.2.1.2.3 External Component Selection Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in 方程式 7 cannot be satisfied. The ripple injection approach as shown in 图 8-2 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using steps 1 through step 6 in # 8.2.1.2.2, the ripple injection components must be selected. The C2 value can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}$$
(11)

where

• N is the coefficient to account for L and C<sub>OUT</sub> variation

N is also used to provide enough margin for stability. It is recommended N=2 for V<sub>OUT</sub>  $\leq$  1.8 V and N=4 for V<sub>OUT</sub>  $\geq$  3.3 V or when L  $\leq$  250 nH. The higher V<sub>OUT</sub> needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22-µF ceramic capacitor may have only 8 µF of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using 5 that 12 and 5 that 13 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ\_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(12)

$$V_{INJ\_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(13)

It is recommended that  $V_{INJ_SW}$  to be less than 50 mV and  $V_{INJ_TOTAL}$  to be less than 60 mV. If the calculated  $V_{INJ_SW}$  is higher than 50 mV, then other parameters need to be adjusted to reduce it. For example,  $C_{OUT}$  can be increased to satisfy 方程式 11 with a higher R7 value, thereby reducing  $V_{INJ_SW}$ . Use 方程式 14 to calculate  $C_{OUT}$  capacitance needed. For a more holistic calculation, please reference the TPS53355 calculator on ti.com

$$C_{OUT} = \frac{V_{IN(MAX)} - V_{OUT}}{2 \times L \times V_{INJ(MAX)}} \times N \times t_{ON}$$
(14)

The DC voltage at the VFB pin can be calculated by 方程式 15:

$$V_{VFB} = 0.6 + \frac{V_{INJ}SW + V_{INJ}OUT}{2}$$
(15)

And the resistor divider value can be determined by 方程式 16:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2$$
(16)

#### Copyright © 2021 Texas Instruments Incorporated



# 8.2.1.3 Application Curves







# 8.2.2 Typical Application Circuit



## 图 8-11. Typical Application Circuit Diagram

## 8.2.2.1 Design Requirements

#### 表 8-2. Design Parameters

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT C	HARACTERISTICS					
VIN	Voltage range		8	12	14	V
	Maximum input current	V <sub>IN</sub> = 8 V, I <sub>OUT</sub> = 30 A		6.3		А
I <sub>MAX</sub>	No load input current	V <sub>IN</sub> = 14 V, I <sub>OUT</sub> = 0 A with auto-skip mode		1		mA
OUTPUT	CHARACTERISTICS					
	Output voltage			1.5		
V <sub>OUT</sub>		Line regulation, 8 V $\leqslant$ V $_{I\!N}$ $\leqslant$ 15 V		0.1%		
VOUT	Output voltage regulation	Load regulation, $V_{IN}$ = 12 V, 0 A $\leqslant$ $I_{OUT}$ $\leqslant$ 30 A with FCCM		0.2%		
V <sub>RIPPLE</sub>	Output voltage ripple	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 30 A with FCCM		20		mV <sub>PP</sub>
I <sub>LOAD</sub>	Output load current		0		30	А
I <sub>OCP</sub>	Output overcurrent threshold			34		А
t <sub>SS</sub>	Soft-start time			1.4		ms

Copyright © 2021 Texas Instruments Incorporated

TPS53355 ZHCS181G - AUGUST 2011 - REVISED APRIL 2021



# 表 8-2. Design Parameters (continued)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SYSTE	MS CHARACTERISTICS					
f <sub>SW</sub>	Switching frequency			500		kHz
	Peak efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 10 A		91.87%		
η F	Full load efficiency	V <sub>IN</sub> = 12 V, V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 30 A		89.46%		
T <sub>A</sub>	Operating temperature			25		°C



# 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 External Component Selection

Refer to  $\frac{\# 8.2.1.2.3}{1}$  for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

### 1. Select operation mode and soft-start time

Select operation mode and soft-start time using  $\frac{1}{2}$  7-3.

### 2. Select switching frequency

Select the switching frequency from 250 kHz to 1 MHz using  $\frac{1}{8}$  7-1.

### 3. Choose the inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by 方程式 17.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(17)

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 方程式 9.

$$I_{\text{IND}(\text{peak})} = \frac{V_{\text{TRIP}}}{32 \times R_{\text{DS}(\text{on})}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(18)

#### 4. Choose the output capacitors

When organic semiconductor capacitor(s) or specialty polymer capacitor(s) are used, for loop stability, capacitance and ESR should satisfy  $\beta$ 程式 7. For jitter performance,  $\beta$ 程式 19 is a good starting point to determine ESR.

$$\mathsf{ESR} = \frac{\mathsf{V}_{\mathsf{OUT}} \times 10\,\mathsf{mV} \times (1-\mathsf{D})}{0.6\,\mathsf{V} \times \mathsf{I}_{\mathsf{IND}}(\mathsf{ripple})} = \frac{10\,\mathsf{mV} \times \mathsf{L} \times \mathsf{f}_{\mathsf{SW}}}{0.6\,\mathsf{V}} = \frac{\mathsf{L} \times \mathsf{f}_{\mathsf{SW}}}{60}(\Omega) \tag{19}$$

where

- D is the duty factor.
- The required output ripple slope is approximately 10 mV per t<sub>SW</sub> (switching period) in terms of VFB terminal voltage.

## 5. Determine the value of R1 and R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in 图 8-1. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from 1 k $\Omega$  to 20 k $\Omega$ . Determine R1 using 方程式 20.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$

6. Choose the overcurrent setting resistor

(20)



The overcurrent setting resistor, R<sub>TRIP</sub>, can be determined by 方程式 10.

$$R_{\text{TRIP}}(k\Omega) = \frac{\left(I_{\text{OCP}} - \left(\frac{1}{2 \times L \times f_{\text{SW}}}\right) \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}}\right) \times 32 \times R_{\text{DS(on)}}(m\Omega)}{I_{\text{TRIP}}(\mu A)}$$
(21)

where

- $I_{TRIP}$  is the TRIP pin sourcing current (10  $\mu$ A)
- · R<sub>DS(on)</sub> is the thermally compensated on-time resistance value of the low-side MOSFET

Use an  $R_{DS(on)}$  value of 1.5 m  $\Omega$  for an overcurrent level of approximately 30 A. Use an  $R_{DS(on)}$  value of 1.7 m  $\Omega$  for overcurrent level of approximately 10 A.

#### 8.2.2.3 Application Curves





# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.5 V and 22 V (4.5-V to 25-V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in  $\frac{17}{10}$ .



# 10 Layout

# **10.1 Layout Guidelines**

Certain points must be considered before starting a layout work using the TPS53355.

- The power components (including input/output capacitors, inductor and TPS53355) must be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Because the TPS53355 controls output voltage referring to voltage across VOUT capacitor, the top-side resistor of the voltage divider should be connected to the positive node of the VOUT capacitor. Connect the GND of the bottom side resistor to the GND pad of the device. The trace from these resistors to the VFB pin should be short and thin.
- Place the frequency setting resistor (R<sub>F</sub>), OCP setting resistor (R<sub>TRIP</sub>) and mode setting resistor (R<sub>MODE</sub>) as close to the device as possible. Use the common GND via to connect them to GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close as possible to the device. Make sure GND vias are provided for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V<sub>OUT</sub> signal (V<sub>OUT</sub> side of the C1 capacitor in 🕅 8-2) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in 🕅 8-2) should be placed near the device, and R7 and C1 can be placed near the power stage.
- Use separate vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor. Do not combine these connections.



# 10.2 Layout Example



图 10-1. Layout Recommendation



# 11 Device and Documentation Support 11.1 Device Support

# 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

# 11.1.2 Development Support

# 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using TPS53355 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

# 11.4 Trademarks

Eco-mode<sup>™</sup> is a trademark of TI. NexFET<sup>™</sup>, PowerPAD<sup>™</sup>, SWIFT<sup>™</sup>, D-CAP<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

# 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
HPA01111DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53355DQP	Samples
TPS53355DQPR	ACTIVE	LSON-CLIP	DQP	22	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	53355DQP	Samples
TPS53355DQPT	ACTIVE	LSON-CLIP	DQP	22	250	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	53355DQP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53355DQPR	LSON- CLIP	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53355DQPR	LSON- CLIP	DQP	22	2500	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53355DQPT	LSON- CLIP	DQP	22	250	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS53355DQPT	LSON- CLIP	DQP	22	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Nov-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53355DQPR	LSON-CLIP	DQP	22	2500	367.0	367.0	35.0
TPS53355DQPR	LSON-CLIP	DQP	22	2500	336.6	336.6	41.3
TPS53355DQPT	LSON-CLIP	DQP	22	250	336.6	336.6	41.3
TPS53355DQPT	LSON-CLIP	DQP	22	250	210.0	185.0	35.0

# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. A.

- B. This drawing is subject to change without notice.
- Small Outline No-Lead (SON) package configuration. C.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- 🖄 Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
  - The Pin 1 identifiers are either a molded, marked, or metal feature.



# DQP (R-PSON-N22) PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A.

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司