# Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20 MHz
  - On-chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
  - 4/8/16K Bytes of In-System Self-Programmable Flash (ATmega48/88/168) Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - 256/512/512 Bytes EEPROM (ATmega48/88/168) Endurance: 100,000 Write/Erase Cycles
  - 512/1K/1K Byte Internal SRAM (ATmega48/88/168)
  - Programming Lock for Software Security
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - 8-channel 10-bit ADC in TQFP and QFN/MLF package
  - 6-channel 10-bit ADC in PDIP Package
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Byte-oriented 2-wire Serial Interface (Philips I<sup>2</sup>C compatible)
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
  - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
  - 23 Programmable I/O Lines
  - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
  - 1.8 5.5V for ATmega48V/88V/168V
  - 2.7 5.5V for ATmega48/88/168
- Temperature Range:
- -40°C to 85°C
- Speed Grade:
  - ATmega48V/88V/168V: 0 4 MHz @ 1.8 5.5V, 0 10 MHz @ 2.7 5.5V
  - ATmega48/88/168: 0 10 MHz @ 2.7 5.5V, 0 20 MHz @ 4.5 5.5V
- Low Power Consumption
  - Active Mode:
    - 250 µA at 1 MHz, 1.8V
      - 15  $\mu A$  at 32 kHz, 1.8V (including Oscillator)
  - Power-down Mode: 0.1µA at 1.8V



8-bit **AVR**<sup>®</sup> Microcontroller with 8K Bytes In-System Programmable Flash

# ATmega48/V ATmega88/V \* ATmega168/V \*


\* Preliminary




Rev. 2545J-AVR-12/06



# 1. Pin Configurations





# 1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

# 1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 78 and "System Clock and Clock Options" on page 27.

### 1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

### 1.1.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 27-3 on page 307. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 81.

### 1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 84.

### 1.1.7 AV<sub>cc</sub>

 $AV_{CC}$  is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that PC6..4 use digital supply voltage,  $V_{CC}$ .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.


### 1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

# 2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

# 2.1 Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting





architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

# 2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

| Device    | Flash     | EEPROM    | RAM       | Interrupt Vector Size      |
|-----------|-----------|-----------|-----------|----------------------------|
| ATmega48  | 4K Bytes  | 256 Bytes | 512 Bytes | 1 instruction word/vector  |
| ATmega88  | 8K Bytes  | 512 Bytes | 1K Bytes  | 1 instruction word/vector  |
| ATmega168 | 16K Bytes | 512 Bytes | 1K Bytes  | 2 instruction words/vector |

| Table 2-1. | Memory Size Summary |
|------------|---------------------|
|------------|---------------------|

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

# 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

the the the second second





# 4. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

HEROQIOSONSEL

# 5. AVR CPU Core

# 5.1 Overview

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

# 5.2 Architectural Overview




Figure 5-1. Block Diagram of the AVR Architecture

In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-System Reprogrammable Flash memory.





The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the Reset routine (before subroutines or interrupts are executed). The Stack Pointer (SP) is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F. In addition, the ATmega48/88/168 has Extended I/O space from 0x60 - 0xFF in SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.

### 5.3 ALU – Arithmetic Logic Unit

The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.


### 5.4 Status Register

The Status Register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the Status Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

### 5.4.1 SREG – AVR Status Register

The AVR Status Register – SREG – is defined as:



### • Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.

### Bit 6 – T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

### • Bit 5 - H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry Is useful in BCD arithmetic. See the "Instruction Set Description" for detailed information.

# Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the "Instruction Set Description" for detailed information.

### • Bit 3 – V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetics. See the "Instruction Set Description" for detailed information.

### • Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

### • Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.





### • Bit 0 – C: Carry Flag


The Carry Flag C indicates a carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

### 5.5 General Purpose Register File

The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

Figure 5-2 shows the structure of the 32 general purpose working registers in the CPU.




Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 5-2, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y- and Z-pointer registers can be set to index any register in the file.

### 5.5.1 The X-register, Y-register, and Z-register

The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described in Figure 5-3.



### Figure 5-3. The X-, Y-, and Z-registers

In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details).

### 5.6 Stack Pointer

The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. The Stack Pointer Register always points to the top of the Stack. Note that the Stack is implemented as growing from higher memory locations to lower memory locations. This implies that a Stack PUSH command decreases the Stack Pointer.

The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. This Stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The Stack Pointer must be set to point above 0x0100, preferably RAMEND. The Stack Pointer is decremented by one when data is pushed onto the Stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the Stack with subroutine call or interrupt. The Stack Pointer is incremented by one when data is popped from the Stack with the POP instruction, and it is incremented by two when data is popped from the Stack with return from subroutine RET or return from interrupt RETI.

The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.





### 5.6.1 SPH and SPL – Stack Pointer High and Stack Pointer Low Register

| Bit           | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      |     |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|-----|
| 0x3E (0x5E)   | SP15   | SP14   | SP13   | SP12   | SP11   | SP10   | SP9    | SP8    | SPH |
| 0x3D (0x5D)   | SP7    | SP6    | SP5    | SP4    | SP3    | SP2    | SP1    | SP0    | SPL |
|               | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |     |
| Read/Write    | R/W    |     |
|               | R/W    |     |
| Initial Value | RAMEND |     |
|               | RAMEND |     |

### 5.7 Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the CPU clock clk<sub>CPU</sub>, directly generated from the selected clock source for the chip. No internal clock division is used.

Figure 5-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.






Figure 5-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.





### 5.8 Reset and Interrupt Handling

The AVR provides several different interrupt sources. These interrupts and the separate Reset Vector each have a separate program vector in the program memory space. All interrupts are assigned individual enable bits which must be written logic one together with the Global Interrupt Enable bit in the Status Register in order to enable the interrupt. Depending on the Program Counter value, interrupts may be automatically disabled when Boot Lock bits BLB02 or BLB12 are programmed. This feature improves software security. See the section "Memory Programming" on page 285 for details.

The lowest addresses in the program memory space are by default defined as the Reset and Interrupt Vectors. The complete list of vectors is shown in "Interrupts" on page 56. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is INTO – the External Interrupt Request 0. The Interrupt Vectors can be moved to the start of the Boot Flash section by setting the IVSEL bit in the MCU Control Register (MCUCR). Refer to "Interrupts" on page 56 for more information. The Reset Vector can also be moved to the start of the Boot Flash section by programming the BOOTRST Fuse, see "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269.

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a Return from Interrupt instruction – RETI – is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the Interrupt Flag. For these interrupts, the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt handling routine, and hardware clears the corresponding Interrupt Flag. Interrupt Flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the Interrupt Flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or more interrupt Flag(s) will be set and remembered until the Global Interrupt Enable bit is set, and will then be executed by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not necessarily have Interrupt Flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.





### Assembly Code Example

| in r16, SREG           | ; store SREG value               |
|------------------------|----------------------------------|
| <b>cli</b> ; disable   | interrupts during timed sequence |
| <b>sbi</b> EECR, EEMPE | ; start EEPROM write             |
| <b>sbi</b> EECR, EEPE  |                                  |
| out SREG, r16          | ; restore SREG value (I-bit)     |

C Code Example

```
char cSREG;
cSREG = SREG; /* store SREG value */
/* disable interrupts during timed sequence */
_CLI();
EECR |= (1<<EEMPE); /* start EEPROM write */
EECR |= (1<<EEPE);
SREG = cSREG; /* restore SREG value (I-bit) */
```

When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in this example.

| Assembly Code Example   |
|---|
| <b>sei</b> ; set Global Interrupt Enable                                |
| <b>sleep</b> ; enter sleep, waiting for interrupt                       |
| ; note: will enter sleep before any pending interrupt(s)                |
| C Code Example  |
| enable_interrupt(); /* set Global Interrupt Enable */                   |
| sleep(); /* enter sleep, waiting for interrupt */                       |
| <pre>/* note: will enter sleep before any pending interrupt(s) */</pre> |
|   |

### 5.8.1 Interrupt Response Time

The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum After four clock cycles the program vector address for the actual interrupt handling routine is executed. During this four clock cycle period, the Program Counter is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer is incremented by two, and the I-bit in SREG is set.

# 6. AVR Memories

# 6.1 Overview

This section describes the different memories in the ATmega48/88/168. The AVR architecture has two main memory spaces, the Data Memory and the Program Memory space. In addition, the ATmega48/88/168 features an EEPROM Memory for data storage. All three memory spaces are linear and regular.

# 6.2 In-System Reprogrammable Flash Program Memory

The ATmega48/88/168 contains 4/8/16K bytes On-chip In-System Reprogrammable Flash memory for program storage. Since all AVR instructions are 16 or 32 bits wide, the Flash is organized as 2/4/8K x 16. For software security, the Flash Program memory space is divided into two sections, Boot Loader Section and Application Program Section in ATmega88 and ATmega168. ATmega48 does not have separate Boot Loader and Application Program sections, and the SPM instruction can be executed from the entire Flash. See SELFPRGEN description in section "SPMCSR – Store Program Memory Control and Status Register" on page 267 and page 283for more details.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATmega48/88/168 Program Counter (PC) is 11/12/13 bits wide, thus addressing the 2/4/8K program memory locations. The operation of Boot Program section and associated Boot Lock bits for software protection are described in detail in "Self-Programming the Flash, ATmega48" on page 262 and "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269. "Memory Programming" on page 285 contains a detailed description on Flash Programming in SPI- or Parallel Programming mode.


Constant tables can be allocated within the entire program memory address space (see the LPM – Load Program Memory instruction description).

Timing diagrams for instruction fetch and execution are presented in "Instruction Execution Timing" on page 14





### Figure 6-1. Program Memory Map, ATmega48



#### 6.3 **SRAM Data Memory**

Figure 6-3 shows how the ATmega48/88/168 SRAM Memory is organized.

The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 locations reserved in the Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

The lower 768/1280/1280 data memory locations address both the Register File, the I/O memory, Extended I/O memory, and the internal data SRAM. The first 32 locations address the Register File, the next 64 location the standard I/O memory, then 160 locations of Extended I/O memory, and the next 512/1024/1024 locations address the internal data SRAM.


The five different addressing modes for the data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the Register File, registers R26 to R31 feature the indirect addressing pointer registers.

The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, 160 Extended I/O Registers, and the 512/1024/1024 bytes of internal data SRAM in the ATmega48/88/168 are all accessible through all these addressing modes. The Register File is described in "General Purpose Register File" on page 12.



# **Data Memory**

| 32 Registers       | 0x0000 - 0x001F      |
|--------------------|----------------------|
| 64 I/O Registers   | 0x0020 - 0x005F      |
| 160 Ext I/O Reg.   | 0x0060 - 0x00FF      |
|                    | 0x0100               |
| Internal SRAM      |                      |
| 512/1024/1024 x 8) |                      |
|                    | 0x02FF/0x04FF/0x04FF |
|                    |                      |


#### 6.3.1 **Data Memory Access Times**

This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk<sub>CPU</sub> cycles as described in Figure 6-4.









### 6.4 EEPROM Data Memory

The ATmega48/88/168 contains 256/512/512 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

"Memory Programming" on page 285 contains a detailed description on EEPROM Programming in SPI or Parallel Programming mode.

### 6.4.1 EEPROM Read/Write Access

The EEPROM Access Registers are accessible in the I/O space.

The write access time for the EEPROM is given in Table 6-2. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write the EEPROM, some precautions must be taken. In heavily filtered power supplies,  $V_{CC}$  is likely to rise or fall slowly on power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. See "Preventing EEPROM Corruption" on page 20 for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.

### 6.4.2 Preventing EEPROM Corruption

During periods of low  $V_{CC,}$  the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

# <sup>20</sup> ATmega48/88/168

# ATmega48/88/168

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.

EEPROM data corruption can easily be avoided by following this design recommendation:

Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD). If the detection level of the internal BOD does not match the needed detection level, an external low  $V_{CC}$  reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

### 6.5 I/O Memory

The I/O space definition of the ATmega48/88/168 is shown in "Register Summary" on page 342.

All ATmega48/88/168 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

The I/O and peripherals control registers are explained in later sections.

### 6.5.1 General Purpose I/O Registers

The ATmega48/88/168 contains three General Purpose I/O Registers. These registers can be used for storing any information, and they are particularly useful for storing global variables and Status Flags. General Purpose I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.





# 6.6 Register Description

### 6.6.1 EEARH and EEARL – The EEPROM Address Register

| Bit           | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0x22 (0x42)   | -     | -     | -     | -     | -     | -     | -     | EEAR8 | EEARH |
| 0x21 (0x41)   | EEAR7 | EEAR6 | EEAR5 | EEAR4 | EEAR3 | EEAR2 | EEAR1 | EEAR0 | EEARL |
|               | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |       |
| Read/Write    | R     | R     | R     | R     | R     | R     | R     | R/W   |       |
|               | R/W   |       |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     | Х     |       |
|               | х     | х     | х     | х     | х     | х     | х     | х     |       |

### • Bits 15..9 - Res: Reserved Bits


These bits are reserved bits in the ATmega48/88/168 and will always read as zero.

### • Bits 8..0 - EEAR8..0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL specify the EEPROM address in the 256/512/512 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 255/511/511. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

EEAR8 is an unused bit in ATmega48 and must always be written to zero.

#### 6.6.2 EEDR – The EEPROM Data Register



### Bits 7..0 – EEDR7.0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

### 6.6.3 EECR – The EEPROM Control Register

| Bit           | 7 | 6 | 5     | 4     | 3     | 2     | 1    | 0    | _    |
|---------------|---|---|-------|-------|-------|-------|------|------|------|
| 0x1F (0x3F)   | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | EECR |
| Read/Write    | R | R | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  | •    |
| Initial Value | 0 | 0 | Х     | Х     | 0     | 0     | Х    | 0    |      |

### • Bits 7..6 - Res: Reserved Bits

These bits are reserved bits in the ATmega48/88/168 and will always read as zero.

### • Bits 5, 4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits

The EEPROM Programming mode bit setting defines which programming action that will be triggered when writing EEPE. It is possible to program data in one atomic operation (erase the old value and program the new value) or to split the Erase and Write operations in two different operations. The Programming times for the different modes are shown in Table 6-1. While EEPE is set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00 unless the EEPROM is busy programming.

| EEPM1 | EEPM0 | Programming<br>Time | Operation   |
|-------|-------|---------------------|---|
| 0     | 0     | 3.4 ms              | Erase and Write in one operation (Atomic Operation) |
| 0     | 1     | 1.8 ms              | Erase Only  |
| 1     | 0     | 1.8 ms              | Write Only  |
| 1     | 1     | _                   | Reserved for future use                             |

Table 6-1.EEPROM Mode Bits

### Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant interrupt when EEPE is cleared. The interrupt will not be generated during EEPROM write or SPM.

### • Bit 2 – EEMPE: EEPROM Master Write Enable

The EEMPE bit determines whether setting EEPE to one causes the EEPROM to be written. When EEMPE is set, setting EEPE within four clock cycles will write data to the EEPROM at the selected address If EEMPE is zero, setting EEPE will have no effect. When EEMPE has been written to one by software, hardware clears the bit to zero after four clock cycles. See the description of the EEPE bit for an EEPBOM write procedure.

### • Bit 1 – EEPE: EEPROM Write Enable

The EEPROM Write Enable Signal EEPE is the write strobe to the EEPROM. When address and data are correctly set up, the EEPE bit must be written to one to write the value into the EEPROM. The EEMPE bit must be written to one before a logical one is written to EEPE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential):

- 1. Wait until EEPE becomes zero.
- 2. Wait until SELFPRGEN in SPMCSR becomes zero.
- 3. Write new EEPROM address to EEAR (optional).

4. Write new EEPROM data to EEDR (optional).

- Write a logical one to the EEMPE bit while writing a zero to EEPE in EECR.
- 6. Within four clock cycles after setting EEMPE, write a logical one to EEPE.

The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269 for details about Boot programming.

**Caution:** An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during all the steps to avoid these problems.





When the write access time has elapsed, the EEPE bit is cleared by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEPE has been set, the CPU is halted for two cycles before the next instruction is executed.

### • Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed.


The user should poll the EEPE bit before starting the read operation. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.

The calibrated Oscillator is used to time the EEPROM accesses. Table 6-2 lists the typical programming time for EEPROM access from the CPU.

|  | Table 6-2. | EEPROM | Programming | Time |
|--|------------|--------|-------------|------|
|--|------------|--------|-------------|------|

| Symbol                     | Number of Calibrated RC Oscillator Cycles | Typ Programming Time |
|----------------------------|---|----------------------|
| EEPROM write<br>(from CPU) | 26,368                                    | 3.3 ms               |

The following code examples show one assembly and one C function for writing to the EEPROM. The examples assume that interrupts are controlled (e.g. by disabling interrupts globally) so that no interrupts will occur during execution of these functions. The examples also assume that no Flash Boot Loader is present in the software. If such code is present, the EEPROM write function must also wait for any ongoing SPM command to finish.







The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

| I    | EEPROM_read:   |
|------|--|
|      | ; Wait for completion of previous write  |
|      | sbic EECR, EEPE  |
|      | rjmp EEPROM_read   |
|      | ; Set up address (r18:r17) in address register   |
|      | out EEARH, r18   |
|      | out EEARL, r17   |
|      | ; Start eeprom read by writing EERE  |
|      | sbi EECR, EERE   |
|      | ; Read data from Data Register   |
|      | in r16,EEDR  |
|      | ret  |
|      |  |
| C Co | ode Example  |
|      | ode Example<br>unsigned char EEPROM_read(unsigned int uiAddress)   |
| 1    |  |
| 1    | unsigned char EEPROM_read(unsigned int uiAddress)  |
| 1    | unsigned char EEPROM_read(unsigned int uiAddress)  |
| 1    | unsigned char EEPROM_read(unsigned int uiAddress)<br>{<br>/* Wait for completion of previous write */  |
| 1    | <pre>unsigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<eepe))< pre=""></eepe))<></pre>   |
| 1    | <pre>unsigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<epe)) ;<="" pre=""></epe))></pre>   |
| 1    | <pre>unsigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<eepe)) *="" ;="" <="" address="" pre="" register="" set="" up=""></eepe))></pre>  |
| 1    | <pre>unsigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<eepe)) *="" ;="" address="" eear="uiAddress;&lt;/pre" register="" set="" up=""></eepe))></pre>  |
| 1    | <pre>insigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<eepe)) *="" ;="" <="" address="" by="" eear="uiAddress;" eeprom="" eere="" pre="" read="" register="" set="" start="" up="" writing=""></eepe))></pre>                          |
| 1    | <pre>insigned char EEPROM_read(unsigned int uiAddress) {     /* Wait for completion of previous write */     while(EECR &amp; (1&lt;<eepe)) *="" ;="" address="" by="" eear="uiAddress;" eecr="" eeprom="" eere="" read="" register="" set="" start="" up="" writing=""  ="(1&lt;&lt;EERE);&lt;/pre"></eepe))></pre> |

### 6.6.4 GPIOR2 – General Purpose I/O Register 2

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   | _      |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|--------|
| 0x2B (0x4B)   | MSB |     |     |     |     |     |     | LSB | GPIOR2 |
| Read/Write    | R/W | -      |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |        |

6.6.5 GPIOR1 – General Purpose I/O Register 1

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   | _      |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|--------|
| 0x2A (0x4A)   | MSB |     |     |     |     |     |     | LSB | GPIOR1 |
| Read/Write    | R/W | -      |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |        |

### 6.6.6 GPIOR0 – General Purpose I/O Register 0


| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   | _      |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|--------|
| 0x1E (0x3E)   | MSB |     |     |     |     |     |     | LSB | GPIOR0 |
| Read/Write    | R/W | -      |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |        |

# <sup>26</sup> ATmega48/88/168

# 7. System Clock and Clock Options

# 7.1 Clock Systems and their Distribution

Figure 7-1 presents the principal clock systems in the AVR and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in "Power Management and Sleep Modes" on page 39. The clock systems are detailed below.



### Figure 7-1. Clock Distribution

# 7.1.1 CPU Clock – clk<sub>CPU</sub>

The CPU clock is routed to parts of the system concerned with operation of the AVR core. Examples of such modules are the General Purpose Register File, the Status Register and the data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing general operations and calculations.

# 7.1.2 I/O Clock – clk<sub>I/O</sub>

The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted. Also note that start condition detection in the USI module is carried out asynchronously when clk<sub>I/O</sub> is halted, TWI address recognition in all sleep modes.

### 7.1.3 Flash Clock – clk<sub>FLASH</sub>

The Flash clock controls operation of the Flash interface. The Flash clock is usually active simultaneously with the CPU clock.





### 7.1.4 Asynchronous Timer Clock – clk<sub>ASY</sub>

The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external clock or an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode.

### 7.1.5 ADC Clock – clk<sub>ADC</sub>

The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.

### 7.2 Clock Sources

The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.

| Table 7-1.         Device Clocking Options Select <sup>(1)</sup> |             |
|--|-------------|
| Device Clocking Option   | CKSEL30     |
| Low Power Crystal Oscillator                                     | 1111 - 1000 |
| Full Swing Crystal Oscillator                                    | 0111 - 0110 |
| Low Frequency Crystal Oscillator                                 | 0101 - 0100 |
| Internal 128 kHz RC Oscillator                                   | 0011        |
| Calibrated Internal RC Oscillator                                | 0010        |
| External Clock   | 0000        |
| Reserved   | 0001        |

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

### 7.2.1 Default Clock Source

The device is shipped with internal RC oscillator at 8.0MHz and with the fuse CKDIV8 programmed, resulting in 1.0MHz system clock. The startup time is set to maximum and time-out period enabled. (CKSEL = "0010", SUT = "10", CKDIV8 = "0"). The default setting ensures that all users can make their desired clock source setting using any available programming interface.

### 7.2.2 Clock Startup Sequence

Any clock source needs a sufficient  $V_{CC}$  to start oscillating and a minimum number of oscillating cycles before it can be considered stable.

To ensure sufficient  $V_{CC}$ , the device issues an internal reset with a time-out delay ( $t_{TOUT}$ ) after the device reset is released by all other reset sources. "System Control and Reset" on page 45 describes the start conditions for the internal reset. The delay ( $t_{TOUT}$ ) is timed from the Watchdog Oscillator and the number of cycles in the delay is set by the SUTx and CKSELx fuse bits. The

selectable delays are shown in Table 7-2. The frequency of the Watchdog Oscillator is voltage dependent as shown in "Typical Characteristics – Preliminary Data" on page 315.

| Typ Time-out (V <sub>CC</sub> = 5.0V) | Typ Time-out (V <sub>CC</sub> = 3.0V) | Number of Cycles |
|---------------------------------------|---------------------------------------|------------------|
| 0 ms                                  | 0 ms                                  | 0                |
| 4.1 ms                                | 4.3 ms                                | 4K (4,096)       |
| 65 ms                                 | 69 ms                                 | 8K (8,192)       |

Table 7-2. Number of Watchdog Oscillator Cycles

Main purpose of the delay is to keep the AVR in reset until it is supplied with minimum  $V_{CC}$ . The delay will not monitor the actual voltage and it will be required to select a delay longer than the  $V_{CC}$  rise time. If this is not possible, an internal or external Brown-Out Detection circuit should be used. A BOD circuit will ensure sufficient  $V_{CC}$  before it releases the reset, and the time-out delay can be disabled. Disabling the time-out delay without utilizing a Brown-Out Detection circuit is not recommended.

The oscillator is required to oscillate for a minimum number of cycles before the clock is considered stable. An internal ripple counter monitors the oscillator output clock, and keeps the internal reset active for a given number of clock cycles. The reset is then released and the device will start to execute. The recommended oscillator start-up time is dependent on the clock type, and varies from 6 cycles for an externally applied clock to 32K cycles for a low frequency crystal.

The start-up sequence for the clock includes both the time-out delay and the start-up time when the device starts up from reset. When starting up from Power-save or Power-down mode,  $V_{CC}$  is assumed to be at a sufficient level and only the start-up time is included.

# 7.3 Low Power Crystal Oscillator

Pins XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 7-2. Either a quartz crystal or a ceramic resonator may be used.


This Crystal Oscillator is a low power oscillator, with reduced voltage swing on the XTAL2 output. It gives the lowest power consumption, but is not capable of driving other clock inputs, and may be more susceptible to noise in noisy environments. In these cases, refer to the "Full Swing Crystal Oscillator" on page 31.

C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 7-3. For ceramic resonators, the capacitor values given by the manufacturer should be used.





Figure 7-2. Crystal Oscillator Connections



The Low Power Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 7-3 on page 30.

|            | Low Power Crystal Oscillator Operating Modes |
|------------|--|
| Table 7-3. | Low Power Crystal Oscillator Operating Modes |

| Frequency Range <sup>(1)</sup><br>(MHz) | Recommended Range for<br>Capacitors C1 and C2 (pF) | CKSEL31            |
|---|--|--------------------|
| 0.4 - 0.9                               |  | 100 <sup>(2)</sup> |
| 0.9 - 3.0                               | 12-22  | 101                |
| 3.0 - 8.0                               | 12 - 22  | 110                |
| 8.0 - 16.0                              | 12 - 22  | 111                |

Notes: 1. The frequency ranges are preliminary values. Actual values are TBD.

2. This option should not be used with crystals, only with ceramic resonators.

 If 8 MHz frequency exceeds the specification of the device (depends on V<sub>CC</sub>), the CKDIV8 Fuse can be programmed in order to divide the internal frequency by 8. It must be ensured that the resulting divided clock meets the frequency specification of the device.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table 7-4.

 Table 7-4.
 Start-up Times for the Low Power Crystal Oscillator Clock Selection

| Oscillator Source /<br>Power Conditions | Start-up Time from<br>Power-down and<br>Power-save | Additional Delay<br>from Reset<br>(V <sub>CC</sub> = 5.0V) | CKSEL0 | SUT10 |
|---|--|--|--------|-------|
| Ceramic resonator, fast rising power    | 258 CK   | 14CK + 4.1 ms <sup>(1)</sup>                               | 0      | 00    |
| Ceramic resonator, slowly rising power  | 258 CK   | 14CK + 65 ms <sup>(1)</sup>                                | 0      | 01    |
| Ceramic resonator, BOD enabled          | 1K CK  | 14CK <sup>(2)</sup>  | 0      | 10    |
| Ceramic resonator, fast rising power    | 1K CK  | 14CK + 4.1 ms <sup>(2)</sup>                               | 0      | 11    |
| Ceramic resonator, slowly rising power  | 1K CK  | 14CK + 65 ms <sup>(2)</sup>                                | 1      | 00    |

| Oscillator Source /<br>Power Conditions | Start-up Time from<br>Power-down and<br>Power-save | Additional Delay<br>from Reset<br>(V <sub>CC</sub> = 5.0V) | CKSEL0 | SUT10 |
|---|--|--|--------|-------|
| Crystal Oscillator, BOD enabled         | 16K CK   | 14CK   | 1      | 01    |
| Crystal Oscillator, fast rising power   | 16K CK   | 14CK + 4.1 ms  | 1      | 10    |
| Crystal Oscillator, slowly rising power | 16K CK   | 14CK + 65 ms   | 1      | 11    |

 Table 7-4.
 Start-up Times for the Low Power Crystal Oscillator Clock Selection (Continued)

Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.

# 7.4 Full Swing Crystal Oscillator

Pins XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 7-2. Either a quartz crystal or a ceramic resonator may be used.

This Crystal Oscillator is a full swing oscillator, with rail-to-rail swing on the XTAL2 output. This is useful for driving other clock inputs and in noisy environments. The current consumption is higher than the "Low Power Crystal Oscillator" on page 29. Note that the Full Swing Crystal Oscillator will only operate for  $V_{CC} = 2.7 - 5.5$  volts.

C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 7-6. For ceramic resonators, the capacitor values given by the manufacturer should be used.

The operating mode is selected by the fuses CKSEL3..1 as shown in Table 7-5.

| Frequency Range <sup>(1)</sup><br>(MHz) | Recommended Range for<br>Capacitors C1 and C2 (pF) | CKSEL31 |
|---|--|---------|
| 0.4 - 20                                | 12 - 22  | 011     |

Table 7-5. Full Swing Crystal Oscillator operating modes<sup>(2)</sup>

Notes: 1. The frequency ranges are preliminary values. Actual values are TBD.

2. If 8 MHz frequency exceeds the specification of the device (depends on  $V_{CC}$ ), the CKDIV8 Fuse can be programmed in order to divide the internal frequency by 8. It must be ensured that the resulting divided clock meets the frequency specification of the device.





### Figure 7-3. Crystal Oscillator Connections




 Table 7-6.
 Start-up Times for the Full Swing Crystal Oscillator Clock Selection

| Oscillator Source /<br>Power Conditions | Start-up Time from<br>Power-down and<br>Power-save | Additional Delay<br>from Reset<br>(V <sub>cc</sub> = 5.0V) | CKSEL0 | SUT10 |
|---|--|--|--------|-------|
| Ceramic resonator, fast rising power    | 258 CK   | 14CK + 4.1 ms <sup>(1)</sup>                               | 0      | 00    |
| Ceramic resonator, slowly rising power  | 258 CK   | 14CK + 65 ms <sup>(1)</sup>                                | 0      | 01    |
| Ceramic resonator, BOD enabled          | 1К СК  | 14CK <sup>(2)</sup>  | 0      | 10    |
| Ceramic resonator, fast rising power    | 1КСК   | 14CK + 4.1 ms <sup>(2)</sup>                               | 0      | 11    |
| Ceramic resonator, slowly rising power  | 1К СК  | 14CK + 65 ms <sup>(2)</sup>                                | 1      | 00    |
| Crystal Oscillator, BOD<br>enabled      | 16K CK   | 14CK   | 1      | 01    |
| Crystal Oscillator, fast rising power   | 16K CK   | 14CK + 4.1 ms  | 1      | 10    |
| Crystal Oscillator, slowly rising power | 16K CK   | 14CK + 65 ms   | 1      | 11    |

1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

2. These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.

# 7.5 Low Frequency Crystal Oscillator

The device can utilize a 32.768 kHz watch crystal as clock source by a dedicated Low Frequency Crystal Oscillator. The crystal should be connected as shown in Figure 7-2. When this Oscillator is selected, start-up times are determined by the SUT Fuses and CKSEL0 as shown in Table 7-7.

| Power Conditions    | Start-up Time from<br>Power-down and<br>Power-save | Additional Delay<br>from Reset<br>(V <sub>CC</sub> = 5.0V) | CKSEL0 | SUT10 |
|---------------------|--|--|--------|-------|
| BOD enabled         | 1K CK  | 14CK <sup>(1)</sup>  | 0      | 00    |
| Fast rising power   | 1K CK  | 14CK + 4.1 ms <sup>(1)</sup>                               | 0      | 01    |
| Slowly rising power | 1K CK  | 14CK + 65 ms <sup>(1)</sup>                                | 0      | 10    |
|                     | Reserved   | -6-  | 0      | 11    |
| BOD enabled         | 32K CK   | 14CK   | 1      | 00    |
| Fast rising power   | 32K CK   | 14CK + 4.1 ms  | 1      | 01    |
| Slowly rising power | 32K CK   | 14CK + 65 ms   | 1      | 10    |
|                     | Reserved   |  | 1      | 11    |

 Table 7-7.
 Start-up Times for the Low Frequency Crystal Oscillator Clock Selection

Note: 1. These options should only be used if frequency stability at start-up is not important for the application.

# 7.6 Calibrated Internal RC Oscillator

By default, the Internal RC OScillator provides an approximate 8.0 MHz clock. Though voltage and temperature dependent, this clock can be very accurately calibrated by the user. The device is shipped with the CKDIV8 Fuse programmed. See "System Clock Prescaler" on page 36 for more details.

This clock may be selected as the system clock by programming the CKSEL Fuses as shown in Table 7.8. If selected, it will operate with no external components. During reset, hardware loads the pre-programmed calibration value into the OSCCAL Register and thereby automatically calibrates the RC Oscillator. The accuracy of this calibration is shown as Factory calibration in Table 27-1 on page 306.

By changing the OSCCAL register from SW, see "OSCCAL – Oscillator Calibration Register" on page 37, it is possible to get a higher calibration accuracy than by using the factory calibration. The accuracy of this calibration is shown as User calibration in Table 27-1 on page 306.

When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. For more information on the pre-programmed calibration value, see the section "Calibration Byte" on page 288.

 Table 7-8.
 Internal Calibrated RC Oscillator Operating Modes<sup>(1)(3)</sup>

| Frequency Range <sup>(2)</sup> (MHz) | CKSEL30 |
|--------------------------------------|---------|
| 7.3 - 8.1                            | 0010    |

Notes: 1. The device is shipped with this option selected.

2. The frequency ranges are preliminary values.





3. If 8 MHz frequency exceeds the specification of the device (depends on  $V_{CC}$ ), the CKDIV8 Fuse can be programmed in order to divide the internal frequency by 8.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 7-9 on page 34.

| Power Conditions    | Start-up Time from Power-<br>down and Power-save | Additional Delay from<br>Reset (V <sub>CC</sub> = 5.0V) | SUT10 |
|---------------------|--|---|-------|
| BOD enabled         | 6 CK   | 14CK <sup>(1)</sup>                                     | 00    |
| Fast rising power   | 6 CK   | 14CK + 4.1 ms   | 01    |
| Slowly rising power | 6 CK   | 14CK + 65 ms <sup>(2)</sup>                             | 10    |
|                     | Reserved   |   | 11    |

Table 7-9. Start-up times for the internal calibrated RC Oscillator clock selection

Note: 1. If the RSTDISBL fuse is programmed, this start-up time will be increased to 14CK + 4.1 ms to ensure programming mode can be entered.

2. The device is shipped with this option selected.

### 7.7 128 kHz Internal Oscillator

The 128 kHz internal Oscillator is a low power Oscillator providing a clock of 128 kHz. The frequency is nominal at 3V and 25°C. This clock may be select as the system clock by programming the CKSEL Fuses to "11" as shown in Table 7-10.

| Table 7-10. | 128 kHz Internal Oscillator | Operating Modes |
|-------------|-----------------------------|-----------------|
|-------------|-----------------------------|-----------------|

| Nominal Frequency | CKSEL30 |
|-------------------|---------|
| 128 kHz           | 0011    |

Note: 1. The frequency is preliminary value. Actual value is TBD.

When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 7-11.

 Table 7-11.
 Start-up Times for the 128 kHz Internal Oscillator

|   | Power Conditions    | Start-up Time from Power-<br>down and Power-save | Additional Delay from<br>Reset | SUT10 |
|---|---------------------|--|--------------------------------|-------|
| X | BOD enabled         | 6 CK   | 14CK <sup>(1)</sup>            | 00    |
| 1 | Fast rising power   | 6 CK   | 14CK + 4 ms                    | 01    |
|   | Slowly rising power | 6 CK   | 14CK + 64 ms                   | 10    |
|   |                     | Reserved   |                                | 11    |

Note: 1. If the RSTDISBL fuse is programmed, this start-up time will be increased to 14CK + 4.1 ms to ensure programming mode can be entered.


# 7.8 External Clock

To drive the device from an external clock source, XTAL1 should be driven as shown in Figure 7-4 on page 35. To run the device on an external clock, the CKSEL Fuses must be programmed to "0000" (see Table 7-12).

| Table 7-12. | Crystal | Oscillator | Clock | Frequency |
|-------------|---------|------------|-------|-----------|
|-------------|---------|------------|-------|-----------|

| Frequency  | CKSEL30 |
|------------|---------|
| 0 - 20 MHz | 0000    |





When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 7-13.

| Power Conditions    | Start-up Time from Power-<br>down and Power-save | Additional Delay from<br>Reset (V <sub>CC</sub> = 5.0V) | SUT10 |
|---------------------|--|---|-------|
| BOD enabled         | 6 CK   | 14CK  | 00    |
| Fast rising power   | 6 CK   | 14CK + 4.1 ms   | 01    |
| Slowly rising power | 6 CK   | 14CK + 65 ms  | 10    |
|                     | Reserved   |   | 11    |

When applying an external clock, it is required to avoid sudden changes in the applied clock frequency to ensure stable operation of the MCU. A variation in frequency of more than 2% from one clock cycle to the next can lead to unpredictable behavior. If changes of more than 2% is required, ensure that the MCU is kept in Reset during the changes.

Note that the System Clock Prescaler can be used to implement run-time changes of the internal clock frequency while still ensuring stable operation. Refer to "System Clock Prescaler" on page 36 for details.

# 7.9 Clock Output Buffer

The device can output the system clock on the CLKO pin. To enable the output, the CKOUT Fuse has to be programmed. This mode is suitable when the chip clock is used to drive other circuits on the system. The clock also will be output during reset, and the normal operation of I/O pin will be overridden when the fuse is programmed. Any clock source, including the internal RC





Oscillator, can be selected when the clock is output on CLKO. If the System Clock Prescaler is used, it is the divided system clock that is output.

### 7.10 Timer/Counter Oscillator

The device can operate its Timer/Counter2 from an external 32.768 kHz watch crystal or a external clock source. The Timer/Counter Oscillator Pins (TOSC1 and TOSC2) are shared with XTAL1 and XTAL2. This means that the Timer/Counter Oscillator can only be used when an internal RC Oscillator is selected as system clock source. See Figure 7-2 on page 30 for crystal connection.

Applying an external clock source to TOSC1 requires EXTCLK in the ASSR Register written to logic one. See "Asynchronous Operation of Timer/Counter2" on page 151 for further description on selecting external clock as input instead of a 32 kHz crystal.

### 7.11 System Clock Prescaler

The ATmega48/88/168 has a system clock prescaler, and the system clock can be divided by setting the "CLKPR – Clock Prescale Register" on page 377. This feature can be used to decrease the system clock frequency and the power consumption when the requirement for processing power is low. This can be used with all clock source options, and it will affect the clock frequency of the CPU and all synchronous peripherals.  $clk_{I/O}$ ,  $clk_{ADC}$ ,  $clk_{CPU}$ , and  $clk_{FLASH}$  are divided by a factor as shown in Table 27-3 on page 307.

When switching between prescaler settings, the System Clock Prescaler ensures that no glitches occurs in the clock system. It also ensures that no intermediate frequency is higher than neither the clock frequency corresponding to the previous setting, nor the clock frequency corresponding to the new setting. The ripple counter that implements the prescaler runs at the frequency of the undivided clock, which may be faster than the CPU's clock frequency. Hence, it is not possible to determine the state of the prescaler - even if it were readable, and the exact time it takes to switch from one clock division to the other cannot be exactly predicted. From the time the CLKPS values are written, it takes between T1 + T2 and T1 + 2 \* T2 before the new clock frequency is active. In this interval, 2 active clock edges are produced. Here, T1 is the previous clock period, and T2 is the period corresponding to the new prescaler setting.

To avoid unintentional changes of clock frequency, a special write procedure must befollowed to change the CLKPS bits:


Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bitsin CLKPR to zero.

2. Within four cycles, write the desired value to CLKPS while writing a zero to CLKPCE.

Interrupts must be disabled when changing prescaler setting to make sure the write procedure is not interrupted.

### 7.12 Register Description

### 7.12.1 OSCCAL – Oscillator Calibration Register



### • Bits 7..0 – CAL7..0: Oscillator Calibration Value


The Oscillator Calibration Register is used to trim the Calibrated Internal RC Oscillator to remove process variations from the oscillator frequency. A pre-programmed calibration value is automatically written to this register during chip reset, giving the Factory calibrated frequency as specified in Table 27-1 on page 306. The application software can write this register to change the oscillator frequency. The oscillator can be calibrated to frequencies as specified in Table 27-1 on page 306. Calibration outside that range is not guaranteed.

Note that this oscillator is used to time EEPROM and Flash write accesses, and these write times will be affected accordingly. If the EEPROM or Flash are written, do not calibrate to more than 8.8 MHz. Otherwise, the EEPROM or Flash write may fail.

The CAL7 bit determines the range of operation for the oscillator. Setting this bit to 0 gives the lowest frequency range, setting this bit to 1 gives the highest frequency range. The two frequency ranges are overlapping, in other words a setting of OSCCAL = 0x7F gives a higher frequency than OSCCAL = 0x80.

The CAL6..0 bits are used to tune the frequency within the selected range. A setting of 0x00 gives the lowest frequency in that range, and a setting of 0x7F gives the highest frequency in the range.

7.12.2 CLKPR – Clock Prescale Register



### Bit 7 – CLKPCE: Clock Prescaler Change Enable

The CLKPCE bit must be written to logic one to enable change of the CLKPS bits. The CLKPCE bit is only updated when the other bits in CLKPR are simultaneously written to zero. CLKPCE is cleared by hardware four cycles after it is written or when CLKPS bits are written. Rewriting the CLKPCE bit within this time-out period does neither extend the time-out period, nor clear the CLKPCE bit.

### Bits 3..0 – CLKPS3..0: Clock Prescaler Select Bits 3 - 0

These bits define the division factor between the selected clock source and the internal system clock. These bits can be written run-time to vary the clock frequency to suit the application requirements. As the divider divides the master clock input to the MCU, the speed of all synchronous peripherals is reduced when a division factor is used. The division factors are given in Table 7-14.





The CKDIV8 Fuse determines the initial value of the CLKPS bits. If CKDIV8 is unprogrammed, the CLKPS bits will be reset to "0000". If CKDIV8 is programmed, CLKPS bits are reset to "0011", giving a division factor of 8 at start up. This feature should be used if the selected clock source has a higher frequency than the maximum frequency of the device at the present operating conditions. Note that any value can be written to the CLKPS bits regardless of the CKDIV8 Fuse setting. The Application software must ensure that a sufficient division factor is chosen if the selected clock source has a higher frequency than the maximum frequency of the device at the present operating conditions. The device is shipped with the CKDIV8 Fuse programmed.

| CLKPS3 | CLKPS2 | CLKPS1 | CLKPS0 | Clock Division Factor |
|--------|--------|--------|--------|-----------------------|
| 0      | 0      | 0      | 0      | 1                     |
| 0      | 0      | 0      | 1      | 2                     |
| 0      | 0      | 1      | 0      | 4                     |
| 0      | 0      | 1      | 1      | 8                     |
| 0      | 1      | 0      | 8 3    | 16                    |
| 0      | 1      | 0      | 1      | 32                    |
| 0      | 1      | 1      | 0      | 64                    |
| 0      | 1      | 1      | 1      | 128                   |
| 1      | 0      | 0      | 0      | 256                   |
| 1      | 0      | 0      | 1      | Reserved              |
| 1      | 0      | 1      | 0      | Reserved              |
| 1      | 0      | 1      | 1      | Reserved              |
| 1      |        | 0      | 0      | Reserved              |
| 1      |        | 0      | 1      | Reserved              |
| 1-     | 1      | 1      | 0      | Reserved              |
|        | 1      | 1      | 1      | Reserved              |

Table 7-14. Clock Prescaler Select

### 8. Power Management and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consumption to the application's requirements.

### 8.1 Sleep Modes

Figure 7-1 on page 27 presents the different clock systems in the ATmega48/88/168, and their distribution. The figure is helpful in selecting an appropriate sleep mode. Table 8-1 shows the different sleep modes and their wake up sources.

|                        | Act                | Active Clock Domains |                   |                    | Oscil              | lators                       | Wake-up Sources             |                              |                      |                  |                     |     |     |         |
|------------------------|--------------------|----------------------|-------------------|--------------------|--------------------|------------------------------|-----------------------------|------------------------------|----------------------|------------------|---------------------|-----|-----|---------|
| Sleep Mode             | clk <sub>CPU</sub> | clk <sub>FLASH</sub> | clk <sub>IO</sub> | clk <sub>ADC</sub> | clk <sub>ASY</sub> | Main Clock<br>Source Enabled | Timer Oscillator<br>Enabled | INT1, INT0 and<br>Pin Change | TWI Address<br>Match | Timer2           | SPM/EEPROM<br>Ready | ADC | WDT | Other/O |
| Idle                   |                    |                      | Х                 | Х                  | Х                  |                              | X <sup>(2)</sup>            | Х                            | Х                    | Х                | Х                   | Х   | Х   | Х       |
| ADC Noise<br>Reduction |                    |                      |                   | х                  | х                  | х                            | X <sup>(2)</sup>            | X <sup>(3)</sup>             | х                    | X <sup>(2)</sup> | х                   | х   | х   |         |
| Power-down             |                    |                      |                   |                    |                    |                              |                             | X <sup>(3)</sup>             | Х                    |                  |                     |     | Х   |         |
| Power-save             |                    |                      | V                 |                    | Х                  |                              | X <sup>(2)</sup>            | X <sup>(3)</sup>             | Х                    | Х                |                     |     | Х   |         |
| Standby <sup>(1)</sup> |                    |                      | >                 |                    |                    | Х                            |                             | X <sup>(3)</sup>             | Х                    |                  |                     |     | Х   |         |

 Table 8-1.
 Active Clock Domains and Wake-up Sources in the Different Sleep Modes.

Notes: 1. Only recommended with external crystal or resonator selected as clock source. 2. If Timer/Counter2 is running in asynchronous mode.

3. For INT1 and INT0, only level interrupt.

To enter any of the five sleep modes, the SE bit in SMCR must be written to logic one and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the SMCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, or Standby) will be activated by the SLEEP instruction. See Table 8-2 on page 43 for a summary.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

### 8.2 Idle Mode

When the SM2..0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but allowing the SPI, USART, Analog Comparator, ADC, 2-wire Serial Interface, Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep mode basically halts clk<sub>CPU</sub> and clk<sub>FLASH</sub>, while allowing the other clocks to run.





Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and USART Transmit Complete interrupts. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

### 8.3 ADC Noise Reduction Mode

When the SM2..0 bits are written to 001, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, the 2-wire Serial Interface address watch, Timer/Counter2<sup>(1)</sup>, and the Watchdog to continue operating (if enabled). This sleep mode basically halts  $clk_{I/O}$ ,  $clk_{CPU}$ , and  $clk_{FLASH}$ , while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart from the ADC Conversion Complete interrupt, only an External Reset, a Watchdog System Reset, a Watchdog Interrupt, a Brown-out Reset, a 2-wire Serial Interface address match, a Timer/Counter2 interrupt, an SPM/EEPROM ready interrupt, an external level interrupt on INT0 or INT1 or a pin change interrupt can wake up the MCU from ADC Noise Reduction mode.

Note: 1. Timer/Counter2 will only keep running in asynchronous mode, see "8-bit Timer/Counter2 with PWM and Asynchronous Operation" on page 140 for details.

### 8.4 Power-down Mode

When the SM2..0 bits are written to 010, the SLEEP instruction makes the MCU enter Powerdown mode. In this mode, the external Oscillator is stopped, while the external interrupts, the 2wire Serial Interface address watch, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog System Reset, a Watchdog Interrupt, a Brown-out Reset, a 2-wire Serial Interface address match, an external level interrupt on INT0 or INT1, or a pin change interrupt can wake up the MCU. This sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. Refer to "External Interrupts" on page 66 for details.

When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in "Clock Sources" on page 28.

#### 8.5 Power-save Mode

When the SM2..0 bits are written to 011, the SLEEP instruction makes the MCU enter Powersave mode. This mode is identical to Power-down, with one exception:

If Timer/Counter2 is enabled, it will keep running during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK2, and the Global Interrupt Enable bit in SREG is set.

If Timer/Counter2 is not running, Power-down mode is recommended instead of Power-save mode.

The Timer/Counter2 can be clocked both synchronously and asynchronously in Power-save mode. If Timer/Counter2 is not using the asynchronous clock, the Timer/Counter Oscillator is stopped during sleep. If Timer/Counter2 is not using the synchronous clock, the clock source is stopped during sleep. Note that even if the synchronous clock is running in Power-save, this clock is only available for Timer/Counter2.

### 8.6 Standby Mode

When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in six clock cycles.

### 8.7 Power Reduction Register

The Power Reduction Register (PRR), see "PRR – Power Reduction Register" on page 44, provides a method to stop the clock to individual peripherals to reduce power consumption. The current state of the peripheral is frozen and the I/O registers can not be read or written. Resources used by the peripheral when stopping the clock will remain occupied, hence the peripheral should in most cases be disabled before stopping the clock. Waking up a module, which is done by clearing the bit in PRR, puts the module in the same state as before shutdown.

Module shutdown can be used in Idle mode and Active mode to significantly reduce the overall power consumption. See "Power-Down Supply Current" on page 323 for examples. In all other sleep modes, the clock is already stopped.

### 8.8 Minimizing Power Consumption

There are several possibilities to consider when trying to minimize the power consumption in an AVR controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected so that as few as possible of the device's functions are operating. All functions not needed should be disabled. In particular, the following modules may need special consideration when trying to achieve the lowest possible power consumption.

### 8.8.1 Analog to Digital Converter

If enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should be disabled before entering any sleep mode. When the ADC is turned off and on again, the next conversion will be an extended conversion. Refer to "Analog-to-Digital Converter" on page 244 for details on ADC operation.

### 8.8.2 Analog Comparator

When entering Idle mode, the Analog Comparator should be disabled if not used. When entering ADC Noise Reduction mode, the Analog Comparator should be disabled. In other sleep modes, the Analog Comparator is automatically disabled. However, if the Analog Comparator is set up to use the Internal Voltage Reference as input, the Analog Comparator should be disabled in all sleep modes. Otherwise, the Internal Voltage Reference will be enabled, independent of sleep mode. Refer to "Analog Comparator" on page 241 for details on how to configure the Analog Comparator.





#### 8.8.3 Brown-out Detector

If the Brown-out Detector is not needed by the application, this module should be turned off. If the Brown-out Detector is enabled by the BODLEVEL Fuses, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Brown-out Detection" on page 47 for details on how to configure the Brown-out Detector.

#### 8.8.4 Internal Voltage Reference

The Internal Voltage Reference will be enabled when needed by the Brown-out Detection, the Analog Comparator or the ADC. If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If the reference is kept on in sleep mode, the output can be used immediately. Refer to "Internal Voltage Reference" on page 48 for details on the start-up time.

#### 8.8.5 Watchdog Timer

If the Watchdog Timer is not needed in the application, the module should be turned off. If the Watchdog Timer is enabled, it will be enabled in all sleep modes and hence always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Watchdog Timer" on page 49 for details on how to configure the Watchdog Timer.

#### 8.8.6 Port Pins

When entering a sleep mode, all port pins should be configured to use minimum power. The most important is then to ensure that no pins drive resistive loads. In sleep modes where both the I/O clock ( $clk_{I/O}$ ) and the ADC clock ( $clk_{ADC}$ ) are stopped, the input buffers of the device will be disabled. This ensures that no power is consumed by the input logic when not needed. In some cases, the input logic is needed for detecting wake-up conditions, and it will then be enabled. Refer to the section "Digital Input Enable and Sleep Modes" on page 75 for details on which pins are enabled. If the input buffer is enabled and the input signal is left floating or have an analog signal level close to  $V_{CC}/2$ , the input buffer will use excessive power.

For analog input pins, the digital input buffer should be disabled at all times. An analog signal level close to  $V_{CC}/2$  on an input pin can cause significant current even in active mode. Digital input buffers can be disabled by writing to the Digital Input Disable Registers (DIDR1 and DIDR0). Refer to "DIDR1 – Digital Input Disable Register 1" on page 243 and "DIDR0 – Digital Input Disable Register 0" on page 259 for details.

#### 8.8.7 On-chip Debug System

If the On-chip debug system is enabled by the DWEN Fuse and the chip enters sleep mode, the main clock source is enabled and hence always consumes power. In the deeper sleep modes, this will contribute significantly to the total current consumption.

### 8.9 Register Description

### 8.9.1 SMCR – Sleep Mode Control Register

The Sleep Mode Control Register contains control bits for power management.

| Bit           | 7 | 6 | 5 | 4 | 3   | 2   | 1   | 0   | _    |
|---------------|---|---|---|---|-----|-----|-----|-----|------|
| 0x33 (0x53)   | - | - | - | - | SM2 | SM1 | SM0 | SE  | SMCR |
| Read/Write    | R | R | R | R | R/W | R/W | R/W | R/W | -    |
| Initial Value | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   |      |

### • Bits 7..4 Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

### • Bits 3..1 - SM2..0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the five available sleep modes as shown in Table 8-2.

| able 8-2. | Sleep Mode Sel | ect | C S                    |
|-----------|----------------|-----|------------------------|
| SM2       | SM1            | SM0 | Sleep Mode             |
| 0         | 0              | 0   | Idle                   |
| 0         | 0              | 1   | ADC Noise Reduction    |
| 0         | 1              | 0   | Power-down             |
| 0         | 1              |     | Power-save             |
| 1         | 0              | 0   | Reserved               |
| 1         | 0              | 1   | Reserved               |
| 1         | 1              | 0   | Standby <sup>(1)</sup> |
| 1         |                | 1   | Reserved               |

Note: 1. Standby mode is only recommended for use with external crystals or resonators.

### • Bit 0 - SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer's purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up.





### 8.9.2 PRR – Power Reduction Register

| Bit           | 7     | 6      | 5      | 4 | 3      | 2     | 1        | 0     |     |
|---------------|-------|--------|--------|---|--------|-------|----------|-------|-----|
| (0x64)        | PRTWI | PRTIM2 | PRTIM0 | - | PRTIM1 | PRSPI | PRUSART0 | PRADC | PRR |
| Read/Write    | R/W   | R/W    | R/W    | R | R/W    | R/W   | R/W      | R/W   |     |
| Initial Value | 0     | 0      | 0      | 0 | 0      | 0     | 0        | 0     |     |

#### • Bit 7 - PRTWI: Power Reduction TWI

Writing a logic one to this bit shuts down the TWI by stopping the clock to the module. When waking up the TWI again, the TWI should be re initialized to ensure proper operation.

#### • Bit 6 - PRTIM2: Power Reduction Timer/Counter2

Writing a logic one to this bit shuts down the Timer/Counter2 module in synchronous mode (AS2 is 0). When the Timer/Counter2 is enabled, operation will continue like before the shutdown.

#### • Bit 5 - PRTIM0: Power Reduction Timer/Counter0

Writing a logic one to this bit shuts down the Timer/Counter0 module When the Timer/Counter0 is enabled, operation will continue like before the shutdown.

#### • Bit 4 - Res: Reserved bit

This bit is reserved in ATmega48/88/168 and will always read as zero.

#### Bit 3 - PRTIM1: Power Reduction Timer/Counter1

Writing a logic one to this bit shuts down the Timer/Counter1 module. When the Timer/Counter1 is enabled, operation will continue like before the shutdown.

#### Bit 2 - PRSPI: Power Reduction Serial Peripheral Interface

If using debugWIRE On-chip Debug System, this bit should not be written to one.

Writing a logic one to this bit shuts down the Serial Peripheral Interface by stopping the clock to the module. When waking up the SPI again, the SPI should be re initialized to ensure proper operation.

### Bit 1-PRUSART0: Power Reduction USART0

Writing a logic one to this bit shuts down the USART by stopping the clock to the module. When waking up the USART again, the USART should be re initialized to ensure proper operation.

#### Bit 0 - PRADC: Power Reduction ADC

Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut down. The analog comparator cannot use the ADC input MUX when the ADC is shut down.

## 9. System Control and Reset

### 9.1 Resetting the AVR

During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. For the ATmega168, the instruction placed at the Reset Vector must be a JMP – Absolute Jump – instruction to the reset handling routine. For the ATmega48 and ATmega88, the instruction placed at the Reset Vector must be an RJMP – Relative Jump – instruction to the reset handling routine be an RJMP – Relative Jump – instruction to the reset handling routine be an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa (ATmega88/168 only). The circuit diagram in Figure 9-1 shows the reset logic. Table 27-3 defines the electrical parameters of the reset circuitry.

The I/O ports of the AVR are immediately reset to their initial state when a reset source goes active. This does not require any clock source to be running.

After all reset sources have gone inactive, a delay counter is invoked, stretching the internal reset. This allows the power to reach a stable level before normal operation starts. The time-out period of the delay counter is defined by the user through the SUT and CKSEL Fuses. The different selections for the delay period are presented in "Clock Sources" on page 28.

### 9.2 Reset Sources


The ATmega48/88/168 has four sources of reset:

- Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V<sub>POT</sub>).
- External Reset. The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.
- Watchdog System Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog System Reset mode is enabled.
- Brown-out Reset. The MCU is reset when the supply voltage V<sub>CC</sub> is below the Brown-out Reset threshold (V<sub>BOT</sub>) and the Brown-out Detector is enabled.





#### Figure 9-1. Reset Logic



### 9.3 Power-on Reset

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in "System and Reset Characteristics" on page 307. The POR is activated whenever  $V_{CC}$  is below the detection level. The POR circuit can be used to trigger the start-up Reset, as well as to detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after  $V_{CC}$  rise. The RESET signal is activated again, without any delay, when  $V_{CC}$  decreases below the detection level.





Figure 9-2. MCU Start-up, RESET Tied to V<sub>CC</sub>


## ATmega48/88/168



**Figure 9-3.** MCU Start-up, RESET Extended Externally

### 9.4 External Reset

An External Reset is generated by a low level on the  $\overrightarrow{RESET}$  pin. Reset pulses longer than the minimum pulse width (see "System and Reset Characteristics" on page 307) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage  $V_{RST}$  – on its positive edge, the delay counter starts the MCU after the Time-out period –  $t_{TOUT}$  – has expired. The External Reset can be disabled by the RSTDISBL fuse, see Table 26-6 on page 287.



### 9.5 Brown-out Detection


ATmega48/88/168 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V<sub>CC</sub> level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by the BODLEVEL Fuses. The trigger level has a hysteresis to ensure spike free Brown-out Detection. The hysteresis on the detection level should be interpreted as V<sub>BOT+</sub> = V<sub>BOT</sub> + V<sub>HYST</sub>/2 and V<sub>BOT-</sub> = V<sub>BOT</sub> - V<sub>HYST</sub>/2. When the BOD is enabled, and V<sub>CC</sub> decreases to a value below the trigger level (V<sub>BOT-</sub> in Figure 9-5), the Brown-out Reset is immediately activated. When V<sub>CC</sub> increases above the trigger level (V<sub>BOT+</sub> in Figure 9-5), the delay counter starts the MCU after the Time-out period t<sub>TOUT</sub> has expired.

The BOD circuit will only detect a drop in  $V_{CC}$  if the voltage stays below the trigger level for longer than t<sub>BOD</sub> given in "System and Reset Characteristics" on page 307.










### 9.6 Watchdog System Reset

When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time out period  $t_{TOUT}$ . Refer to page 49 for details on operation of the Watchdog Timer.



### 9.7 Internal Voltage Reference

ATmega48/88/168 features an internal bandgap reference. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator or the ADC.

### 9.7.1 Voltage Reference Enable Signals and Start-up Time

The voltage reference has a start-up time that may influence the way it should be used. The start-up time is given in "System and Reset Characteristics" on page 307. To save power, the reference is not always turned on. The reference is on during the following situations:

- 1. When the BOD is enabled (by programming the BODLEVEL [2:0] Fuses).
- 2. When the bandgap reference is connected to the Analog Comparator (by setting the ACBG bit in ACSR).
- 3. When the ADC is enabled.


# ATmega48/88/168

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode.

### 9.8 Watchdog Timer

### 9.8.1 Features

- Clocked from separate On-chip Oscillator
- 3 Operating modes
  - Interrupt
  - System Reset
  - Interrupt and System Reset
- Selectable Time-out period from 16ms to 8s
- · Possible Hardware fuse Watchdog always on (WDTON) for fail-safe mode



ATmega48/88/168 has an Enhanced Watchdog Timer (WDT). The WDT is a timer counting cycles of a separate on-chip 128 kHz oscillator. The WDT gives an interrupt or a system reset when the counter reaches a given time-out value. In normal operation mode, it is required that the system uses the WDR - Watchdog Timer Reset - instruction to restart the counter before the time-out value is reached. If the system doesn't restart the counter, an interrupt or system reset will be issued.

In Interrupt mode, the WDT gives an interrupt when the timer expires. This interrupt can be used to wake the device from sleep-modes, and also as a general system timer. One example is to limit the maximum time allowed for certain operations, giving an interrupt when the operation has run longer than expected. In System Reset mode, the WDT gives a reset when the timer expires. This is typically used to prevent system hang-up in case of runaway code. The third mode, Interrupt and System Reset mode, combines the other two modes by first giving an interrupt and then switch to System Reset mode. This mode will for instance allow a safe shutdown by saving critical parameters before a system reset.







The Watchdog always on (WDTON) fuse, if programmed, will force the Watchdog Timer to System Reset mode. With the fuse programmed the System Reset mode bit (WDE) and Interrupt mode bit (WDIE) are locked to 1 and 0 respectively. To further ensure program security, alterations to the Watchdog set-up must follow timed sequences. The sequence for clearing WDE and changing time-out configuration is as follows:

- In the same operation, write a logic one to the Watchdog change enable bit (WDCE) and WDE. A logic one must be written to WDE regardless of the previous value of the WDE bit.
- 2. Within the next four clock cycles, write the WDE and Watchdog prescaler bits (WDP) as desired, but with the WDCE bit cleared. This must be done in one operation.

The following code example shows one assembly and one C function for turning off the Watchdog Timer. The example assumes that interrupts are controlled (e.g. by disabling interrupts globally) so that no interrupts will occur during the execution of these functions.

- coulon of these fundaments of the second s








Note: If the Watchdog is accidentally enabled, for example by a runaway pointer or brown-out condition, the device will be reset and the Watchdog Timer will stay enabled. If the code is not set up to handle the Watchdog, this might lead to an eternal loop of time-out resets. To avoid this situation, the application software should always clear the Watchdog System Reset Flag (WDRF) and the WDE control bit in the initialisation routine, even if the Watchdog is not in use.





The following code example shows one assembly and one C function for changing the time-out value of the Watchdog Timer.



Note: 1. See "About Code Examples" on page 8.

Note: The Watchdog Timer should be reset before any change of the WDP bits, since a change in the WDP bits can result in a time-out when switching to a shorter time-out period.

### 9.9 Register Description

### 9.9.1 MCUSR – MCU Status Register

The MCU Status Register provides information on which reset source caused an MCU reset.

| Bit           | 7 | 6 | 5 | 4 | 3    | 2         | 1          | 0    | _     |
|---------------|---|---|---|---|------|-----------|------------|------|-------|
| 0x35 (0x55)   | - | - | - | - | WDRF | BORF      | EXTRF      | PORF | MCUSR |
| Read/Write    | R | R | R | R | R/W  | R/W       | R/W        | R/W  | -     |
| Initial Value | 0 | 0 | 0 | 0 |      | See Bit D | escription |      |       |

### • Bit 7..4: Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

### • Bit 3 – WDRF: Watchdog System Reset Flag

This bit is set if a Watchdog System Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

### Bit 2 – BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

### • Bit 1 – EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

### Bit 0 – PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.

To make use of the Reset Flags to identify a reset condition, the user should read and then Reset the MCUSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags.

### 9.9.2 WDTCSR – Watchdog Timer Control Register

| Bit           | 7    | 6    | 5    | 4    | 3   | 2    | 1    | 0    | _      |
|---------------|------|------|------|------|-----|------|------|------|--------|
| (0x60)        | WDIF | WDIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | WDTCSR |
| Read/Write    | R/W  | R/W  | R/W  | R/W  | R/W | R/W  | R/W  | R/W  | -      |
| Initial Value | 0    | 0    | 0    | 0    | Х   | 0    | 0    | 0    |        |

### • Bit 7 - WDIF: Watchdog Interrupt Flag

This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is configured for interrupt. WDIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, WDIF is cleared by writing a logic one to the flag. When the I-bit in SREG and WDIE are set, the Watchdog Time-out Interrupt is executed.

### Bit 6 - WDIE: Watchdog Interrupt Enable

When this bit is written to one and the I-bit in the Status Register is set, the Watchdog Interrupt is enabled. If WDE is cleared in combination with this setting, the Watchdog Timer is in Interrupt Mode, and the corresponding interrupt is executed if time-out in the Watchdog Timer occurs.





If WDE is set, the Watchdog Timer is in Interrupt and System Reset Mode. The first time-out in the Watchdog Timer will set WDIF. Executing the corresponding interrupt vector will clear WDIE and WDIF automatically by hardware (the Watchdog goes to System Reset Mode). This is useful for keeping the Watchdog Timer security while using the interrupt. To stay in Interrupt and System Reset Mode, WDIE must be set after each interrupt. This should however not be done within the interrupt service routine itself, as this might compromise the safety-function of the Watchdog System Reset mode. If the interrupt is not executed before the next time-out, a System Reset will be applied.

| WDTON <sup>(1)</sup> | WDE | WDIE | Mode                       | Action on Time-out                         |
|----------------------|-----|------|----------------------------|--|
| 1                    | 0   | 0    | Stopped                    | None                                       |
| 1                    | 0   | 1    | Interrupt Mode             | Interrupt                                  |
| 1                    | 1   | 0    | System Reset Mode          | Reset                                      |
| 1                    | 1   | 1    | Interrupt and System Reset | Interrupt, then go to System<br>Reset Mode |
| 0                    | х   | х    | System Reset Mode          | Reset                                      |

**Table 9-1.**Watchdog Timer Configuration

Note: 1. WDTON Fuse set to "0" means programmed and "1" means unprogrammed.

### Bit 4 - WDCE: Watchdog Change Enable

This bit is used in timed sequences for changing WDE and prescaler bits. To clear the WDE bit, and/or change the prescaler bits, WDCE must be set.

Once written to one, hardware will clear WDCE after four clock cycles.

### • Bit 3 - WDE: Watchdog System Reset Enable

WDE is overridden by WDRF in MCUSR. This means that WDE is always set when WDRF is set. To clear WDE, WDRF must be cleared first. This feature ensures multiple resets during conditions causing failure, and a safe start-up after the failure.

### • Bit 5, 2..0 - WDP3..0: Watchdog Timer Prescaler 3, 2, 1 and 0

The WDP3..0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is running. The different prescaling values and their corresponding time-out periods are shown in Table 9-2 on page 55.

| WDP3 | WDP2 | WDP1       | WDP0 | Number of WDT Oscillator<br>Cycles | Typical Time-out at<br>V <sub>CC</sub> = 5.0V |
|------|------|------------|------|------------------------------------|---|
| 0    | 0    | 0          | 0    | 2K (2048) cycles                   | 16 ms   |
| 0    | 0    | 0          | 1    | 4K (4096) cycles                   | 32 ms   |
| 0    | 0    | 1          | 0    | 8K (8192) cycles                   | 64 ms   |
| 0    | 0    | 1          | 1    | 16K (16384) cycles                 | 0.125 s                                       |
| 0    | 1    | 0          | 0    | 32K (32768) cycles                 | 0.25 s  |
| 0    | 1    | 0          | 1    | 64K (65536) cycles                 | 0.5 s   |
| 0    | 1    | 1          | 0    | 128K (131072) cycles               | 1.0 s   |
| 0    | 1    | 1          | 1    | 256K (262144) cycles               | 2.0 s   |
| 1    | 0    | 0          | 0    | 512K (524288) cycles               | 4.0 s   |
| 1    | 0    | 0          | 1    | 1024K (1048576) cycles             | 8.0 s   |
| 1    | 0    | 1          | 0    | 19                                 |   |
| 1    | 0    | 1          | 1    |                                    |   |
| 1    | 1    | 0          | 0    | Decer                              | us d  |
| 1    | 1    | 0          |      | Reserv                             | ved   |
| 1    | 1    | 1          | 0    |                                    |   |
| 1    | 1    | <b>(</b> ) | 1    |                                    |   |
|      |      |            |      |                                    |   |

 Table 9-2.
 Watchdog Timer Prescale Select





### 10. Interrupts

### 10.1 Overview

This section describes the specifics of the interrupt handling as performed in ATmega48/88/168. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 15.

The interrupt vectors in ATmega48, ATmega88 and ATmega168 are generally the same, with the following differences:

- Each Interrupt Vector occupies two instruction words in ATmega168, and one instruction word in ATmega48 and ATmega88.
- ATmega48 does not have a separate Boot Loader Section. In ATmega88 and ATmega168, the Reset Vector is affected by the BOOTRST fuse, and the Interrupt Vector start address is affected by the IVSEL bit in MCUCR.

### 10.2 Interrupt Vectors in ATmega48

Table 10-1. Reset and Interrupt Vectors in ATmega48

| Vector No. | Program Address | Source       | Interrupt Definition  |
|------------|-----------------|--------------|---|
| 1          | 0x000           | RESET        | External Pip, Power-on Reset, Brown-out Reset and Watchdog System Reset |
| 2          | 0x001           | INTO         | External Interrupt Request 0  |
| 3          | 0x002           | INT1         | External Interrupt Request 1  |
| 4          | 0x003           | PCINT0       | Pin Change Interrupt Request 0  |
| 5          | 0x004           | PCINT1       | Pin Change Interrupt Request 1  |
| 6          | 0x005           | PCINT2       | Pin Change Interrupt Request 2  |
| 7          | 0x006           | WDT          | Watchdog Time-out Interrupt   |
| 8          | 0x007           | TIMER2 COMPA | Timer/Counter2 Compare Match A  |
| 9          | 0x008           | TIMER2 COMPB | Timer/Counter2 Compare Match B  |
| 10         | 0x009           | TIMER2 OVF   | Timer/Counter2 Overflow   |
| 11         | 0x00A           | TIMER1 CAPT  | Timer/Counter1 Capture Event  |
| 12         | 0x00B           | TIMER1 COMPA | Timer/Counter1 Compare Match A  |
| 13         | 0x00C           | TIMER1 COMPB | Timer/Coutner1 Compare Match B  |
| 14         | 0x00D           | TIMER1 OVF   | Timer/Counter1 Overflow   |
| 15         | 0x00E           | TIMER0 COMPA | Timer/Counter0 Compare Match A  |
| 16         | 0x00F           | TIMER0 COMPB | Timer/Counter0 Compare Match B  |
| 17         | 0x010           | TIMER0 OVF   | Timer/Counter0 Overflow   |
| 18         | 0x011           | SPI, STC     | SPI Serial Transfer Complete  |
| 19         | 0x012           | USART, RX    | USART Rx Complete   |
| 20         | 0x013           | USART, UDRE  | USART, Data Register Empty  |
| 21         | 0x014           | USART, TX    | USART, Tx Complete  |

| Table 10-1. | Reset and Interrupt Vectors in ATmega48 (Continued) |
|-------------|---|
|             |   |

| Vector No. | Program Address | Source      | Interrupt Definition       |
|------------|-----------------|-------------|----------------------------|
| 22         | 0x015           | ADC         | ADC Conversion Complete    |
| 23         | 0x016           | EE READY    | EEPROM Ready               |
| 24         | 0x017           | ANALOG COMP | Analog Comparator          |
| 25         | 0x018           | TWI         | 2-wire Serial Interface    |
| 26         | 0x019           | SPM READY   | Store Program Memory Ready |

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega48 is:

|   | Address Labels | Code   |                 | Comments                             |  |
|---|----------------|--|-----------------|--------------------------------------|--|
|   | 0x000          | rjmp   | RESET           | ; Reset Handler                      |  |
|   | 0x001          | rjmp   | EXT_INT0        | ; IRQ0 Handler                       |  |
|   | 0x002          | rjmp   | EXT_INT1        | ; IRQ1 Handler                       |  |
|   | 0x003          | rjmp   | PCINT0          | ; PCINTO Handler                     |  |
|   | 0x004          | rjmp   | PCINT1          | ; PCINT1 Handler                     |  |
|   | 0x005          | rjmp   | PCINT2          | ; PCINT2 Handler                     |  |
|   | 0x006          | rjmp   | WDT             | ; Watchdog Timer Handler             |  |
|   | 0x007          | rjmp   | TIM2_COMPA      | ; Timer2 Compare A Handler           |  |
|   | 0x008          | rjmp   | TIM2_COMPB      | ; Timer2 Compare B Handler           |  |
|   | 0x009          | rjmp   | TIM2_OVF        | ; Timer2 Overflow Handler            |  |
|   | 0x00A          | rjmp   | TIM1_CAPT       | ; Timerl Capture Handler             |  |
|   | 0x00B          | rjmp   | TIM1_COMPA      | ; Timer1 Compare A Handler           |  |
|   | 0x00C          | rjmp   | TIM1_COMPB      | ; Timerl Compare B Handler           |  |
|   | 0x00D          | rjmp   | TIM1_OVF        | ; Timer1 Overflow Handler            |  |
|   | 0x00E          | rjmp   | TIM0_COMPA      | ; Timer0 Compare A Handler           |  |
|   | 0x00F          | rjmp   | TIM0_COMPB      | ; Timer0 Compare B Handler           |  |
|   | 0x010          | rjmp   | TIM0_OVF        | ; Timer0 Overflow Handler            |  |
|   | 0x011          | rjmp   | SPI_STC         | ; SPI Transfer Complete Handler      |  |
| • | 0x012          | rjmp   | USART_RXC       | ; USART, RX Complete Handler         |  |
| × | 0x013          | rjmp   | USART_UDRE      | ; USART, UDR Empty Handler           |  |
| X | 0x014          | rjmp   | USART_TXC       | ; USART, TX Complete Handler         |  |
|   | 0x015          | rjmp   | ADC             | ; ADC Conversion Complete Handler    |  |
| _ | 0x016          | rjmp   | EE_RDY          | ; EEPROM Ready Handler               |  |
|   | 0x017          | rjmp   | ANA_COMP        | ; Analog Comparator Handler          |  |
|   | 0x018          | rjmp   | TWI             | ; 2-wire Serial Interface Handler    |  |
|   | 0x019          | rjmp   | SPM_RDY         | ; Store Program Memory Ready Handler |  |
|   | i              |  |                 |                                      |  |
|   | 0x01ARESET:    | ldi  | r16, high(RAME) | ND); Main program start              |  |
|   | 0x01B          | out  | SPH,r16         | ; Set Stack Pointer to top of RAM    |  |
|   | 0x01C          | ldi  | r16, low(RAMENI | D)                                   |  |
|   | 0x01D          | out  | SPL,r16         |                                      |  |
|   | 0x01E          | sei  |                 | ; Enable interrupts                  |  |
|   | 0x01F          | <instr< td=""><td>&gt; xxx</td><td></td><td></td></instr<> | > xxx           |                                      |  |
|   |                |  | •••             |                                      |  |



### 10.3 Interrupt Vectors in ATmega88

| Vector No. | Program<br>Address <sup>(2)</sup> | Source       | Interrupt Definition  |
|------------|-----------------------------------|--------------|---|
| 1          | 0x000 <sup>(1)</sup>              | RESET        | External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset |
| 2          | 0x001                             | INT0         | External Interrupt Request 0  |
| 3          | 0x002                             | INT1         | External Interrupt Request 1  |
| 4          | 0x003                             | PCINT0       | Pin Change Interrupt Request 0  |
| 5          | 0x004                             | PCINT1       | Pin Change Interrupt Request 1  |
| 6          | 0x005                             | PCINT2       | Pin Change Interrupt Request 2  |
| 7          | 0x006                             | WDT          | Watchdog Time-out Interrupt   |
| 8          | 0x007                             | TIMER2 COMPA | Timer/Counter2 Compare Match A  |
| 9          | 0x008                             | TIMER2 COMPB | Timer/Counter2 Compare Match B  |
| 10         | 0x009                             | TIMER2 OVF   | Timer/Counter2 Overflow   |
| 11         | 0x00A                             | TIMER1 CAPT  | Timer/Counter1 Capture Event  |
| 12         | 0x00B                             | TIMER1 COMPA | Timer/Counter1 Compare Match A  |
| 13         | 0x00C                             | TIMER1 COMPB | Timer/Coutner1 Compare Match B  |
| 14         | 0x00D                             | TIMER1 OVF   | Timer/Counter1 Overflow   |
| 15         | 0x00E                             | TIMER0 COMPA | Timer/Counter0 Compare Match A  |
| 16         | 0x00F                             | TIMER0 COMPB | Timer/Counter0 Compare Match B  |
| 17         | 0x010                             |              | Timer/Counter0 Overflow   |
| 18         | 0x011                             | SPI, STC     | SPI Serial Transfer Complete  |
| 19         | 0x012                             | USART, RX    | USART Rx Complete   |
| 20         | 0x013                             | USART, UDRE  | USART, Data Register Empty  |
| 21         | 0x014                             | USART, TX    | USART, Tx Complete  |
| 22         | 0x015                             | ADC          | ADC Conversion Complete   |
| 23         | 0x016                             | EE READY     | EEPROM Ready  |
| 24         | 0x017                             | ANALOG COMP  | Analog Comparator   |
| 25         | 0x018                             | TWI          | 2-wire Serial Interface   |
| 26         | 0x019                             | SPM READY    | Store Program Memory Ready  |

 Table 10-2.
 Reset and Interrupt Vectors in ATmega88

Notes:

 When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269.

2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section. The address of each Interrupt Vector will then be the address in this table added to the start address of the Boot Flash Section.

Table 10-3 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

| BOOTRST | IVSEL | Reset Address      | Interrupt Vectors Start Address |
|---------|-------|--------------------|---------------------------------|
| 1       | 0     | 0x000              | 0x001                           |
| 1       | 1     | 0x000              | Boot Reset Address + 0x001      |
| 0       | 0     | Boot Reset Address | 0x001                           |
| 0       | 1     | Boot Reset Address | Boot Reset Address + 0x001      |

 Table 10-3.
 Reset and Interrupt Vectors Placement in ATmega88<sup>(1)</sup>

Note: 1. The Boot Reset Address is shown in Table 25-6 on page 281. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega88 is:

| Address Labels | Code   |                | C  | omments                            |
|----------------|--|----------------|----|------------------------------------|
| 0x000          | rjmp   | RESET          | ;  | Reset Handler                      |
| 0x001          | rjmp   | EXT_INT0       | ;  | IRQ0 Handler                       |
| 0x002          | rjmp   | EXT_INT1       | ;  | IRQ1 Handler                       |
| 0x003          | rjmp   | PCINT0         | ;  | PCINTO Handler                     |
| 0x004          | rjmp   | PCINT1         | ;  | PCINT1 Handler                     |
| 0x005          | rjmp   | PCINT2         | ;  | PCINT2 Handler                     |
| 0x006          | rjmp   | WDT            | 2  | Watchdog Timer Handler             |
| 0x007          | rjmp   | TIM2_COMPA     | ,  | Timer2 Compare A Handler           |
| 0X008          | rjmp   | TIM2_COMPB     | ;  | Timer2 Compare B Handler           |
| 0x009          | rjmp   | TIM2_OVF       | ;  | Timer2 Overflow Handler            |
| A00x0          | rjmp   | TIM1_CAPT      | ;  | Timerl Capture Handler             |
| 0x00B          | rjmp   | TIM1_COMPA     | ;  | Timerl Compare A Handler           |
| 0x00C          | rjmp   | TIM1_COMPB     | ;  | Timerl Compare B Handler           |
| 0x00D          | rjmp   | TIM1_OVF       | ;  | Timer1 Overflow Handler            |
| 0x00E          | rjmp   | TIM0_COMPA     | ;  | Timer0 Compare A Handler           |
| 0x00F          | rjmp   | TIM0_COMPB     | ;  | Timer0 Compare B Handler           |
| 0x010          | rjmp   | TIM0_OVF       | ;  | Timer0 Overflow Handler            |
| 0x011          | rjmp   | SPI_STC        | ;  | SPI Transfer Complete Handler      |
| 0x012          | rjmp   | USART_RXC      | ;  | USART, RX Complete Handler         |
| 0x013          | rjmp   | USART_UDRE     | ;  | USART, UDR Empty Handler           |
| 0x014          | rjmp   | USART_TXC      | ;  | USART, TX Complete Handler         |
| 0x015          | rjmp   | ADC            | ;  | ADC Conversion Complete Handler    |
| 0x016          | rjmp   | EE_RDY         | ;  | EEPROM Ready Handler               |
| 0x017          | rjmp   | ANA_COMP       | ;  | Analog Comparator Handler          |
| 0x018          | rjmp   | TWI            | ;  | 2-wire Serial Interface Handler    |
| 0x019          | rjmp   | SPM_RDY        | ;  | Store Program Memory Ready Handler |
| i              |  |                |    |                                    |
| 0x01ARESET:    | ldi  | r16, high(RAME | ND | ); Main program start              |
| 0x01B          | out  | SPH,r16        | ;  | Set Stack Pointer to top of RAM    |
| 0x01C          | ldi  | r16, low(RAMEN | D) |                                    |
| 0x01D          | out  | SPL,r16        |    |                                    |
| 0x01E          | sei  |                | ;  | Enable interrupts                  |
| 0x01F          | <instr< td=""><td>&gt; xxx</td><td></td><td></td></instr<> | > xxx          |    |                                    |





When the BOOTRST Fuse is unprogrammed, the Boot section size set to 2K bytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega88 is:

| Address Labels | Code  |                 | Comments                             |
|----------------|---|-----------------|--------------------------------------|
| 0x000 RESET:   | ldi   | r16,high(RAMENI | D); Main program start               |
| 0x001          | out   | SPH,r16         | ; Set Stack Pointer to top of RAM    |
| 0x002          | ldi   | r16,low(RAMEND) | )                                    |
| 0x003          | out   | SPL,r16         |                                      |
| 0x004          | sei   |                 | ; Enable interrupts                  |
| 0x005          | <instr< td=""><td>&gt; xxx</td><td></td></instr<> | > xxx           |                                      |
| i              |   |                 |                                      |
| .org 0xC01     |   |                 |                                      |
| 0xC01          | rjmp  | EXT_INT0        | ; IRQ0 Handler                       |
| 0xC02          | rjmp  | EXT_INT1        | ; IRQ1 Handler                       |
|                |   |                 | ;                                    |
| 0xC19          | rjmp  | SPM_RDY         | ; Store Program Memory Ready Handler |

When the BOOTRST Fuse is programmed and the Boot section size set to 2K bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega88 is:

|   | Address Labels | Code  | Comme           | ents                                 |
|---|----------------|---|-----------------|--------------------------------------|
|   | .org 0x001     |   |                 | <b>J</b>                             |
|   | 0x001          | rjmp  | EXT_INT0        | ; IRQ0 Handler                       |
|   | 0x002          | rjmp  | EXT_INT1        | ; IRQ1 Handler                       |
|   |                |   |                 | ;                                    |
|   | 0x019          | rjmp  | SPM_RDY         | ; Store Program Memory Ready Handler |
|   | ;              | 1   |                 |                                      |
|   | .org 0xC00     |   |                 |                                      |
|   | 0xC00 RESET:   | ldi   | r16,high(RAMENI | D); Main program start               |
|   | 0xC01          | out   | SPH,r16         | ; Set Stack Pointer to top of RAM    |
|   | 0xC02          | ldi   | r16,low(RAMEND) | )                                    |
|   | 0xC03          | out   | SPL,r16         |                                      |
| × | 0xC04          | sei   |                 | ; Enable interrupts                  |
|   | 0xC05          | <instr< th=""><th>&gt; xxx</th><th></th></instr<> | > xxx           |                                      |
|   |                |   |                 |                                      |

When the BOOTRST Fuse is programmed, the Boot section size set to 2K bytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega88 is:

| Address Labels C | lode |                 | Cc | omments                            |
|------------------|------|-----------------|----|------------------------------------|
| i                |      |                 |    |                                    |
| .org 0xC00       |      |                 |    |                                    |
| 0xC00 r          | jmp  | RESET           | ;  | Reset handler                      |
| 0xC01 r          | jmp  | EXT_INT0        | ;  | IRQ0 Handler                       |
| 0xC02 r          | jmp  | EXT_INT1        | ;  | IRQ1 Handler                       |
|                  |      |                 | ;  |                                    |
| 0xC19 r          | jmp  | SPM_RDY         | ;  | Store Program Memory Ready Handler |
| ;                |      |                 |    |                                    |
| 0xClA RESET: 1   | .di  | rl6,high(RAMEND | ); | Main program start                 |

# ATmega48/88/168

| 0xC1B          | out  | SPH,r16              | ; | Set  | Stack  | Pointer  | to | top | of | RAM |
|----------------|--|----------------------|---|------|--------|----------|----|-----|----|-----|
| 0xC1C          | ldi  | r16,low(RAMEND       | ) |      |        |          |    |     |    |     |
| 0xC1D<br>0xC1E | out<br>sei   | SPL,r16              | ; | Enal | ble in | terrupts |    |     |    |     |
| 0xC1F          | <inst:< td=""><td><pre>c&gt; xxx</pre></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></inst:<> | <pre>c&gt; xxx</pre> |   |      |        |          |    |     |    |     |

### 10.4 Interrupt Vectors in ATmega168

| Table 10-4. | Reset and Interrupt Vectors in | ATmega168 |
|-------------|--------------------------------|-----------|
|-------------|--------------------------------|-----------|

| VectorNo. | Program<br>Address <sup>(2)</sup> | Source       | Interrupt Definition  |
|-----------|-----------------------------------|--------------|---|
| 1         | 0x0000 <sup>(1)</sup>             | RESET        | External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset |
| 2         | 0x0002                            | INT0         | External Interrupt Request 0  |
| 3         | 0x0004                            | INT1         | External Interrupt Request 1  |
| 4         | 0x0006                            | PCINT0       | Pin Change Interrupt Request 0  |
| 5         | 0x0008                            | PCINT1       | Pin Change Interrupt Request  |
| 6         | 0x000A                            | PCINT2       | Pin Change Interrupt Request 2  |
| 7         | 0x000C                            | WDT          | Watchdog Time-out Interrupt   |
| 8         | 0x000E                            | TIMER2 COMPA | Timer/Counter2 Compare Match A  |
| 9         | 0x0010                            | TIMER2 COMPB | Timer/Counter2 Compare Match B  |
| 10        | 0x0012                            | TIMER2 OVF   | Timer/Counter2 Overflow   |
| 11        | 0x0014                            | TIMER1 CAPT  | Timer/Counter1 Capture Event  |
| 12        | 0x0016                            | TIMER1 COMPA | Timer/Counter1 Compare Match A  |
| 13        | 0x0018                            | TIMER1 COMPB | Timer/Coutner1 Compare Match B  |
| 14        | 0x001A                            | TIMER1 OVF   | Timer/Counter1 Overflow   |
| 15        | 0x001C                            | TIMER0 COMPA | Timer/Counter0 Compare Match A  |
| 16        | 0x001E                            | TIMER0 COMPB | Timer/Counter0 Compare Match B  |
| 17        | 0x0020                            | TIMER0 OVF   | Timer/Counter0 Overflow   |
| 18        | 0x0022                            | SPI, STC     | SPI Serial Transfer Complete  |
| 19        | 0x0024                            | USART, RX    | USART Rx Complete   |
| 20        | 0x0026                            | USART, UDRE  | USART, Data Register Empty  |
| 21        | 0x0028                            | USART, TX    | USART, Tx Complete  |
| 22        | 0x002A                            | ADC          | ADC Conversion Complete   |
| 23        | 0x002C                            | EE READY     | EEPROM Ready  |
| 24        | 0x002E                            | ANALOG COMP  | Analog Comparator   |
| 25        | 0x0030                            | тwi          | 2-wire Serial Interface   |
| 26        | 0x0032                            | SPM READY    | Store Program Memory Ready  |

Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269.





2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section. The address of each Interrupt Vector will then be the address in this table added to the start address of the Boot Flash Section.

Table 10-5 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

| BOOTRST | IVSEL | Reset Address      | Interrupt Vectors Start Address |
|---------|-------|--------------------|---------------------------------|
| 1       | 0     | 0x000              | 0x001                           |
| 1       | 1     | 0x000              | Boot Reset Address + 0x0002     |
| 0       | 0     | Boot Reset Address | 0x001                           |
| 0       | 1     | Boot Reset Address | Boot Reset Address + 0x0002     |

### Table 10-5. Reset and Interrupt Vectors Placement in ATmega168<sup>(1)</sup>

Note: 1. The Boot Reset Address is shown in Table 25-6 on page 281. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega168 is:

|   | Address Labels | Code |            | C | omments                            |
|---|----------------|------|------------|---|------------------------------------|
|   | 0x000x0        | jmp  | RESET      | , | Reset Handler                      |
|   | 0x0002         | jmp  | EXT_INT0   | ; | IRQ0 Handler                       |
|   | 0x0004         | jmp  | EXT_INT1   | ; | IRQ1 Handler                       |
|   | 0x0006         | jmp  | PCINT0     | ; | PCINT0 Handler                     |
|   | 0x0008         | jmp  | PCINT1     | ; | PCINT1 Handler                     |
|   | A000x0         | jmp  | PCINT2     | ; | PCINT2 Handler                     |
|   | 0x000C         | jmp  | WDT        | ; | Watchdog Timer Handler             |
|   | 0x000E         | jmp  | TIM2_COMPA | ; | Timer2 Compare A Handler           |
|   | 0x0010         | jmp  | TIM2_COMPB | ; | Timer2 Compare B Handler           |
|   | 0x0012         | jmp  | TIM2_OVF   | ; | Timer2 Overflow Handler            |
|   | 0x0014         | jmp  | TIM1_CAPT  | ; | Timerl Capture Handler             |
| X | 0x0016         | jmp  | TIM1_COMPA | ; | Timerl Compare A Handler           |
|   | 0x0018         | jmp  | TIM1_COMPB | ; | Timer1 Compare B Handler           |
|   | 0x001A         | jmp  | TIM1_OVF   | ; | Timer1 Overflow Handler            |
|   | 0x001C         | jmp  | TIM0_COMPA | ; | Timer0 Compare A Handler           |
|   | 0x001E         | jmp  | TIM0_COMPB | ; | Timer0 Compare B Handler           |
|   | 0x0020         | jmp  | TIM0_OVF   | ; | Timer0 Overflow Handler            |
|   | 0x0022         | jmp  | SPI_STC    | ; | SPI Transfer Complete Handler      |
|   | 0x0024         | jmp  | USART_RXC  | ; | USART, RX Complete Handler         |
|   | 0x0026         | jmp  | USART_UDRE | ; | USART, UDR Empty Handler           |
|   | 0x0028         | jmp  | USART_TXC  | ; | USART, TX Complete Handler         |
|   | 0x002A         | jmp  | ADC        | ; | ADC Conversion Complete Handler    |
|   | 0x002C         | jmp  | EE_RDY     | ; | EEPROM Ready Handler               |
|   | 0x002E         | jmp  | ANA_COMP   | ; | Analog Comparator Handler          |
|   | 0x0030         | jmp  | TWI        | ; | 2-wire Serial Interface Handler    |
|   | 0x0032         | jmp  | SPM_RDY    | ; | Store Program Memory Ready Handler |
|   |                |      |            |   |                                    |


ATmega48/88/168

| •            |   |   |  |
|--------------|---|---|--|
| 0x0033RESET: | ldi   | r16, high(RAMEND); Main program start     |  |
| 0x0034       | out   | SPH,r16 ; Set Stack Pointer to top of RAM |  |
| 0x0035       | ldi   | <pre>r16, low(RAMEND)</pre>               |  |
| 0x0036       | out   | SPL,r16                                   |  |
| 0x0037       | sei   | ; Enable interrupts                       |  |
| 0x0038       | <instr< th=""><th>&gt; xxx</th><th></th></instr<> | > xxx                                     |  |
|              |   |   |  |

. . . . . .

;

When the BOOTRST Fuse is unprogrammed, the Boot section size set to 2K bytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega168 is:



When the BOOTRST Fuse is programmed and the Boot section size set to 2K bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega168 is:

| Address La       |   | Comm           | nents                                |
|------------------|---|----------------|--------------------------------------|
| 0x0002           | jmp   | EXT_INT0       | ; IRQ0 Handler                       |
| 0x0004           | jmp   | EXT_INT1       | ; IRQ1 Handler                       |
| × · · ·          |   | • • •          | ;                                    |
| 0x0032<br>;      | jmp   | SPM_RDY        | ; Store Program Memory Ready Handler |
| .org 0x1C0       | 0   |                |                                      |
| 0x1C00 RI        | ESET: ldi   | r16,high(RAMEN | ND); Main program start              |
| 0x1C01           | out   | SPH,r16        | ; Set Stack Pointer to top of RAM    |
| 0x1C02           | ldi   | r16,low(RAMENI | ))                                   |
| 0x1C03<br>0x1C04 | out<br>sei  | SPL,r16        | ; Enable interrupts                  |
| 0x1C05           | <instr< td=""><td>&gt; xxx</td><td></td></instr<> | > xxx          |                                      |

When the BOOTRST Fuse is programmed, the Boot section size set to 2K bytes and the IVSEL bit in the MCUCR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega168 is:






| Address Labels | Code   |                 | Co | omments                            |
|----------------|--|-----------------|----|------------------------------------|
| ;              |  |                 |    |                                    |
| .org 0x1C00    |  |                 |    |                                    |
| 0x1C00         | jmp  | RESET           | ;  | Reset handler                      |
| 0x1C02         | jmp  | EXT_INT0        | ;  | IRQ0 Handler                       |
| 0x1C04         | jmp  | EXT_INT1        | ;  | IRQ1 Handler                       |
|                |  |                 | ;  |                                    |
| 0x1C32         | jmp  | SPM_RDY         | ;  | Store Program Memory Ready Handler |
| i              |  |                 |    |                                    |
| 0x1C33 RESET:  | ldi  | r16,high(RAMENI | D) | ; Main program start               |
| 0x1C34         | out  | SPH,r16         | ;  | Set Stack Pointer to top of RAM    |
| 0x1C35         | ldi  | r16,low(RAMEND) | )  |                                    |
| 0x1C36         | out  | SPL,r16         |    |                                    |
| 0x1C37         | sei  |                 | ;  | Enable interrupts                  |
| 0x1C38         | <instr< td=""><td>&gt; xxx</td><td></td><td></td></instr<> | > xxx           |    |                                    |

### 10.4.1 Moving Interrupts Between Application and Boot Space, ATmega88 and ATmega168

The MCU Control Register controls the placement of the Interrupt Vector table.

### **10.5** Register Description

#### 10.5.1 MCUCR – MCU Control Register



### Bit 1 – IVSEL: Interrupt Vector Select

When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot Loader section of the Flash. The actual address of the start of the Boot Flash Section is determined by the BOOTSZ Fuses. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269 for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:

- a. Write the Interrupt Vector Change Enable (IVCE) bit to one.
- b. Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.

Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.

Note: If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming, ATmega88 and ATmega168" on page 269 for details on Boot Lock bits.

This bit is not available in ATmega48.

### • Bit 0 – IVCE: Interrupt Vector Change Enable

The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See Code Example below.

```
Assembly Code Example
   Move_interrupts:
     ; Enable change of Interrupt Vectors
     ldi r16, (1<<IVCE)
     out MCUCR, r16
     ; Move interrupts to Boot Flash section
     ldi r16, (1<<IVSEL)
     out MCUCR, r16
     ret
C Code Example
   void Move_interrupts(void)
   {
     /* Enable change of Interrupt Vectors
     MCUCR = (1<<IVCE);
     /* Move interrupts to Boot Flash section */
     MCUCR = (1<<IVSEL);
   }
```

This bit is not available in ATmega48.

大相手派出





### 11. External Interrupts


The External Interrupts are triggered by the INT0 and INT1 pins or any of the PCINT23..0 pins. Observe that, if enabled, the interrupts will trigger even if the INT0 and INT1 or PCINT23..0 pins are configured as outputs. This feature provides a way of generating a software interrupt. The pin change interrupt PCI2 will trigger if any enabled PCINT23..16 pin toggles. The pin change interrupt PCI1 will trigger if any enabled PCINT14..8 pin toggles. The pin change interrupt PCI0 will trigger if any enabled PCINT14..8 pin toggles. The pin change interrupt PCI0 will trigger if any enabled PCINT14..8 pin toggles. The pin change interrupt PCI0 will trigger if any enabled PCINT23..0 pins contribute to the pin change interrupts. Pin change interrupts on PCINT23..0 are detected asynchronously. This implies that these interrupts can be used for waking the part also from sleep modes other than Idle mode.

The INT0 and INT1 interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the External Interrupt Control Register A – EICRA. When the INT0 or INT1 interrupts are enabled and are configured as level triggered, the interrupts will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT0 or INT1 requires the presence of an I/O clock, described in "Clock Systems and their Distribution" on page 27. Low level interrupt on INT0 and INT1 is detected asynchronously. This implies that this interrupt can be used for waking the part also from sleep modes other than Idle mode. The I/O clock is halted in all sleep modes except Idle mode.

Note that if a level triggered interrupt is used for wake-up from Power-down, the required level must be held long enough for the MCU to complete the wake-up to trigger the level interrupt. If the level disappears before the end of the Start-up Time, the MCU will still wake up, but no interrupt will be generated. The start-up time is defined by the SUT and CKSEL Fuses as described in "System Clock and Clock Options" on page 27.

### 11.1 Pin Change Interrupt Timing

An example of timing of a pin change interrupt is shown in Figure 11-1.



### 11.2 Register Description

### 11.2.1 EICRA – External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.

| Bit           | 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     | _     |
|---------------|---|---|---|---|-------|-------|-------|-------|-------|
| (0x69)        | - | - | - | - | ISC11 | ISC10 | ISC01 | ISC00 | EICRA |
| Read/Write    | R | R | R | R | R/W   | R/W   | R/W   | R/W   | -     |
| Initial Value | 0 | 0 | 0 | 0 | 0     | 0     | 0     | 0     |       |

### • Bit 7..4 - Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

### • Bit 3, 2 – ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT1 pin that activate the interrupt are defined in Table 11-1. The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

### Table 11-1. Interrupt 1 Sense Control

| ISC11 | ISC10 | Description  |
|-------|-------|--|
| 0     | 0     | The low level of INT1 generates an interrupt request.      |
| 0     | 1     | Any logical change on INT1 generates an interrupt request. |
| 1     | 0     | The falling edge of INT1 generates an interrupt request.   |
| 1     | 1     | The rising edge of INT1 generates an interrupt request.    |

### • Bit 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 11-2. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

| ISC01 | ISC00 | Description  |
|-------|-------|--|
| 0     | 0     | The low level of INT0 generates an interrupt request.      |
| 0     | 1     | Any logical change on INT0 generates an interrupt request. |
| 1     | 0     | The falling edge of INT0 generates an interrupt request.   |
| 1     | 1     | The rising edge of INT0 generates an interrupt request.    |

 Table 11-2.
 Interrupt 0 Sense Control





### 11.2.2 EIMSK – External Interrupt Mask Register

| Bit           | 7 | 6 | 5 | 4 | 3 | 2 | 1    | 0    | _     |
|---------------|---|---|---|---|---|---|------|------|-------|
| 0x1D (0x3D)   | - | - | - | - | - | - | INT1 | INT0 | EIMSK |
| Read/Write    | R | R | R | R | R | R | R/W  | R/W  | -     |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0    | 0    |       |

#### • Bit 7..2 - Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.


#### • Bit 1 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 Interrupt Vector.

### Bit 0 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.

#### 11.2.3 EIFR – External Interrupt Flag Register



### Bit 7.2 – Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

### Bit 1 – INTF1: External Interrupt Flag 1


When an edge or logic change on the INT1 pin triggers an interrupt request, INTF1 becomes set (one). If the I-bit in SREG and the INT1 bit in EIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT1 is configured as a level interrupt.

#### Bit 0 – INTF0: External Interrupt Flag 0

When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set (one). If the I-bit in SREG and the INT0 bit in EIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT0 is configured as a level interrupt.

# ATmega48/88/168

### 11.2.4 PCICR – Pin Change Interrupt Control Register



### • Bit 7..3 - Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

#### • Bit 2 - PCIE2: Pin Change Interrupt Enable 2

When the PCIE2 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 2 is enabled. Any change on any enabled PCINT23..16 pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI2 Interrupt Vector. PCINT23..16 pins are enabled individually by the PCMSK2 Register.

### • Bit 1 - PCIE1: Pin Change Interrupt Enable 1

When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 1 is enabled. Any change on any enabled PCINT14..8 pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI1 Interrupt Vector. PCINT14..8 pins are enabled individually by the PCMSK1 Register.

### Bit 0 - PCIE0: Pin Change Interrupt Enable 0

When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is enabled. Any change on any enabled PCINT7..0 pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI0 Interrupt Vector. PCINT7..0 pins are enabled individually by the PCMSK0 Register.

### 11.2.5 PCIFR – Pin Change Interrupt Flag Register



### Bit 7..3 - Res: Reserved Bits

These bits are unused bits in the ATmega48/88/168, and will always read as zero.

### Bit 2 - PCIF2: Pin Change Interrupt Flag 2

When a logic change on any PCINT23..16 pin triggers an interrupt request, PCIF2 becomes set (one). If the I-bit in SREG and the PCIE2 bit in PCICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.

### • Bit 1 - PCIF1: Pin Change Interrupt Flag 1

When a logic change on any PCINT14..8 pin triggers an interrupt request, PCIF1 becomes set (one). If the I-bit in SREG and the PCIE1 bit in PCICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.





### • Bit 0 - PCIF0: Pin Change Interrupt Flag 0

When a logic change on any PCINT7..0 pin triggers an interrupt request, PCIF0 becomes set (one). If the I-bit in SREG and the PCIE0 bit in PCICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.


#### 11.2.6 PCMSK2 – Pin Change Mask Register 2

| Bit           | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       | _      |
|---------------|---------|---------|---------|---------|---------|---------|---------|---------|--------|
| (0x6D)        | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | PCMSK2 |
| Read/Write    | R/W     | •      |
| Initial Value | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |        |

#### Bit 7..0 – PCINT23..16: Pin Change Enable Mask 23..16

Each PCINT23..16-bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT23..16 is set and the PCIE2 bit in PCICR is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT23..16 is cleared, pin change interrupt on the corresponding I/O pin is disabled.

#### 11.2.7 PCMSK1 – Pin Change Mask Register 1



#### Bit 7 – Res: Reserved Bit

This bit is an unused bit in the ATmega48/88/168, and will always read as zero.

#### • Bit 6..0 – PCINT14..8: Pin Change Enable Mask 14..8

Each PCINT14..8-bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT14..8 is set and the PCIE1 bit in PCICR is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT14..8 is cleared, pin change interrupt on the corresponding I/O pin is disabled.

#### 11.2.8 PCMSK0 – Pin Change Mask Register 0

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      | _      |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| (0x6B)        | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | PCMSK0 |
| Read/Write    | R/W    | -      |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |        |


#### • Bit 7..0 – PCINT7..0: Pin Change Enable Mask 7..0

Each PCINT7..0 bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT7..0 is set and the PCIE0 bit in PCICR is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT7..0 is cleared, pin change interrupt on the corresponding I/O pin is disabled.

## 12. I/O-Ports

### 12.1 Overview

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have protection diodes to both  $V_{CC}$  and Ground as indicated in Figure 12-1. Refer to "Electrical Characteristics" on page 303 for a complete list of parameters.



All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn. The physical I/O Registers and bit locations are listed in "Register Description" on page 87.

Three I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. However, writing a logic one to a bit in the PINx Register, will result in a toggle in the corresponding bit in the Data Register. In addition, the Pull-up Disable – PUD bit in MCUCR disables the pull-up function for all pins in all ports when set.

Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" on page 72. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 76. Refer to the individual module sections for a full description of the alternate functions.






Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.

### 12.2 Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 12-2 shows a functional description of one I/O-port pin, here generically called Pxn.



#### 12.2.1 Configuring the Pin

Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description" on page 87, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an input pin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when reset condition becomes active, even if no clocks are running.

## 72 ATmega48/88/168

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero).

#### 12.2.2 Toggling the Pin

Writing a logic one to PINxn toggles the value of PORTxn, independent on the value of DDRxn. Note that the SBI instruction can be used to toggle one single bit in a port.

#### 12.2.3 Switching Between Input and Output

When switching between tri-state ( $\{DDxn, PORTxn\} = 0b00$ ) and output high ( $\{DDxn, PORTxn\} = 0b11$ ), an intermediate state with either pull-up enabled  $\{DDxn, PORTxn\} = 0b01$ ) or output low ( $\{DDxn, PORTxn\} = 0b10$ ) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedance environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the MCUCR Register can be set to disable all pull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The user must use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn} = 0b11) as an intermediate step.

Table 12-1 summarizes the control signals for the pin value.

| DDxn | PORTxn | PUD<br>(in MCUCR) | 1/0    | Pull-up | Comment                                     |
|------|--------|-------------------|--------|---------|---|
| 0    | 0      | X                 | Input  | No      | Tri-state (Hi-Z)                            |
| 0    | 1      | 0                 | Input  | Yes     | Pxn will source current if ext. pulled low. |
| 0    | 1      | 1.5               | Input  | No      | Tri-state (Hi-Z)                            |
| 1    | 0      | X                 | Output | No      | Output Low (Sink)                           |
| 1    | 1      | Х                 | Output | No      | Output High (Source)                        |

| Table 12-1. | Port Pin Configurations |
|-------------|-------------------------|
|-------------|-------------------------|

#### 12.2.4 Reading the Pin Value

Independent of the setting of Data Direction bit DDxn, the port pin can be read through the PINxn Register bit. As shown in Figure 12-2, the PINxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 12-3 shows a timing diagram of the synchronization when reading an externally applied pin value. The maximum and minimum propagation delays are denoted t<sub>pd,max</sub> and t<sub>pd,min</sub> respectively.









Figure 12-3. Synchronization when Reading an Externally Applied Pin value


Consider the clock period starting shortly after the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indicated by the two arrows tpd,max and tpd,min, a single signal transition on the pin will be delayed between ½ and 1½ system clock period depending upon the time of assertion.

When reading back a software assigned pin value, a nop instruction must be inserted as indicated in Figure 12-4. The out instruction sets the "SYNC LATCH" signal at the positive edge of the clock. In this case, the delay to through the synchronizer is 1 system clock period.





The following code example shows how to set port B pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 7 as input with pull-ups assigned to port pins 6 and 7. The resulting pin values are read back again, but as previously discussed, a nop instruction is included to be able to read back the value recently assigned to some of the pins.



Note: 1. For the assembly program, two temporary registers are used to minimize the time from pullups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

#### 12.2.5 Digital Input Enable and Sleep Modes

As shown in Figure 12-2, the digital input signal can be clamped to ground at the input of the Schmitt Trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, and Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to  $V_{CC}/2$ .

SLEEP is overridden for port pins enabled as external interrupt pins. If the external interrupt request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 76.

If a logic high level ("one") is present on an asynchronous external interrupt pin configured as "Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin" while the external interrupt is *not* enabled, the corresponding External Interrupt Flag will be set when resuming from the above mentioned Sleep mode, as the clamping in these sleep mode produces the requested logic change.

#### 12.2.6 Unconnected Pins

If some pins are unused, it is recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, float-






ing inputs should be avoided to reduce current consumption in all other modes where the digital inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during reset is important, it is recommended to use an external pull-up or pull-down. Connecting unused pins directly to  $V_{CC}$  or GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.

#### 12.3 Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 12-5 shows how the port pin control signals from the simplified Figure 12-2 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the AVR microcontroller family.



Note: 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

Table 12-2 summarizes the function of the overriding signals. The pin and port indexes from Figure 12-5 are not shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.

| Signal Name | Full Name                                  | Description  |
|-------------|--|--|
| PUOE        | Pull-up Override<br>Enable                 | If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.  |
| PUOV        | Pull-up Override<br>Value                  | If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.  |
| DDOE        | Data Direction<br>Override Enable          | If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.  |
| DDOV        | Data Direction<br>Override Value           | If DDOE is set, the Output Driver is enabled/disabled when<br>DDOV is set/cleared, regardless of the setting of the DDxn<br>Register bit.  |
| PVOE        | Port Value<br>Override Enable              | If this signal is set and the Output Driver is enabled, the port<br>value is controlled by the PVOV signal. If PVOE is cleared, and<br>the Output Driver is enabled, the port Value is controlled by the<br>PORTxn Register bit.   |
| PVOV        | Port Value<br>Override Value               | If PVOE is set, the port value is set to PVOV, regardless of the<br>setting of the PORTxn Register bit.  |
| PTOE        | Port Toggle<br>Override Enable             | If PTOE is set, the PORTxn Register bit is inverted.   |
| DIEOE       | Digital Input<br>Enable Override<br>Enable | If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU state (Normal mode, sleep mode).  |
| DIEOV       | Digital Input<br>Enable Override<br>Value  | If DIEOE is set, the Digital Input is enabled/disabled when<br>DIEOV is set/cleared, regardless of the MCU state (Normal<br>mode, sleep mode).   |
|             | Digital Input                              | This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the Schmitt Trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer. |
| AIO         | Analog<br>Input/Output                     | This is the Analog Input/output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-<br>directionally.  |

 Table 12-2.
 Generic Description of Overriding Signals for Alternate Functions

The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function description for further details.





#### 12.3.1 Alternate Functions of Port B

The Port B pins with alternate functions are shown in Table 12-3.

| Table 12-3. | Port B Pins Alternate Functions |
|-------------|---------------------------------|
|-------------|---------------------------------|

| Port Pin | Alternate Functions  |
|----------|--|
| PB7      | XTAL2 (Chip Clock Oscillator pin 2)<br>TOSC2 (Timer Oscillator pin 2)<br>PCINT7 (Pin Change Interrupt 7)   |
| PB6      | XTAL1 (Chip Clock Oscillator pin 1 or External clock input)<br>TOSC1 (Timer Oscillator pin 1)<br>PCINT6 (Pin Change Interrupt 6)                       |
| PB5      | SCK (SPI Bus Master clock Input)<br>PCINT5 (Pin Change Interrupt 5)  |
| PB4      | MISO (SPI Bus Master Input/Slave Output)<br>PCINT4 (Pin Change Interrupt 4)  |
| PB3      | MOSI (SPI Bus Master Output/Slave Input)<br>OC2A (Timer/Counter2 Output Compare Match A Output)<br>PCINT3 (Pin Change Interrupt 3)                     |
| PB2      | SS       (SPI Bus Master Slave select)         OC1B       (Timer/Counter1 Output Compare Match B Output)         PCINT2       (Pin Change Interrupt 2) |
| PB1      | OC1A (Timer/Counter1 Output Compare Match A Output)<br>PCINT1 (Pin Change Interrupt 1)   |
| PB0      | ICP1 (Timer/Counter1 Input Capture Input)<br>CLKO (Divided System Clock Output)<br>PCINT0 (Pin Change Interrupt 0)                                     |

The alternate pin configuration is as follows:

#### • XTAL2/TOSC2/PCINT7 - Port B, Bit 7

XTAL2: Chip clock Oscillator pin 2. Used as clock pin for crystal Oscillator or Low-frequency crystal Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

**TOSC2**: Timer Oscillator pin 2. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the AS2 bit in ASSR is set (one) and the EXCLK bit is cleared (zero) to enable asynchronous clocking of Timer/Counter2 using the Crystal Oscillator, pin PB7 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin cannot be used as an I/O pin.

PCINT7: Pin Change Interrupt source 7. The PB7 pin can serve as an external interrupt source.

If PB7 is used as a clock pin, DDB7, PORTB7 and PINB7 will all read 0.

#### • XTAL1/TOSC1/PCINT6 - Port B, Bit 6

XTAL1: Chip clock Oscillator pin 1. Used for all chip clock sources except internal calibrated RC Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

TOSC1: Timer Oscillator pin 1. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the

# ATmega48/88/168

AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PB6 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

PCINT6: Pin Change Interrupt source 6. The PB6 pin can serve as an external interrupt source.

If PB6 is used as a clock pin, DDB6, PORTB6 and PINB6 will all read 0.

#### • SCK/PCINT5 – Port B, Bit 5

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB5. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB5. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB5 bit.

PCINT5: Pin Change Interrupt source 5. The PB5 pin can serve as an external interrupt source.

#### • MISO/PCINT4 – Port B, Bit 4

MISO: Master Data input, Slave Data output pin for SPI channel When the SPI is enabled as a Master, this pin is configured as an input regardless of the setting of DDB4. When the SPI is enabled as a Slave, the data direction of this pin is controlled by DDB4. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB4 bit.

PCINT4: Pin Change Interrupt source 4. The PB4 pin can serve as an external interrupt source.

#### • MOSI/OC2/PCINT3 – Port B, Bit 3

MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB3. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB3. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB3 bit.

OC2, Output Compare Match Output: The PB3 pin can serve as an external output for the Timer/Counter2 Compare Match. The PB3 pin has to be configured as an output (DDB3 set (one)) to serve this function. The OC2 pin is also the output pin for the PWM mode timer function.

PCINT3: Pin Change Interrupt source 3. The PB3 pin can serve as an external interrupt source.

## SS/OC1B/PCINT2 – Port B, Bit 2

SS Slave Select input. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB2. As a Slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB2. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB2 bit.

OC1B, Output Compare Match output: The PB2 pin can serve as an external output for the Timer/Counter1 Compare Match B. The PB2 pin has to be configured as an output (DDB2 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

PCINT2: Pin Change Interrupt source 2. The PB2 pin can serve as an external interrupt source.

#### • OC1A/PCINT1 – Port B, Bit 1

OC1A, Output Compare Match output: The PB1 pin can serve as an external output for the Timer/Counter1 Compare Match A. The PB1 pin has to be configured as an output (DDB1 set





(one)) to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.

PCINT1: Pin Change Interrupt source 1. The PB1 pin can serve as an external interrupt source.

#### • ICP1/CLKO/PCINT0 – Port B, Bit 0

ICP1, Input Capture Pin: The PB0 pin can act as an Input Capture Pin for Timer/Counter1.

CLKO, Divided System Clock: The divided system clock can be output on the PB0 pin. The divided system clock will be output if the CKOUT Fuse is programmed, regardless of the PORTB0 and DDB0 settings. It will also be output during reset.

PCINT0: Pin Change Interrupt source 0. The PB0 pin can serve as an external interrupt source.

Table 12-4 and Table 12-5 relate the alternate functions of Port B to the overriding signals shown in Figure 12-5 on page 76. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.

| Signal<br>Name | PB7/XTAL2/<br>TOSC2/PCINT7 <sup>(1)</sup>  | PB6/XTAL1/<br>TOSC1/PCINT6 <sup>(1)</sup> | PB5/SCK/<br>PCINT5        | PB4/MISO/<br>PCINT4            |
|----------------|--|---|---------------------------|--------------------------------|
| PUOE           | INTRC • EXTCK+<br>AS2                      | INTRC + AS2                               | SPE • MSTR                | SPE • MSTR                     |
| PUOV           | 0  | 0   | PORTB5 • PUD              | PORTB4 • PUD                   |
| DDOE           | INTRC • EXTCK+<br>AS2                      | INTRC + AS2                               | SPE • MSTR                | SPE • MSTR                     |
| DDOV           | 0  | 0   | 0                         | 0                              |
| PVOE           | 0  | 0   | SPE • MSTR                | SPE • MSTR                     |
| PVOV           | 0  | 0   | SCK OUTPUT                | SPI SLAVE<br>OUTPUT            |
| DIEOE          | INTRC • EXTCK +<br>AS2 + PCINT7 •<br>PCIE0 | INTRC + AS2 +<br>PCINT6 • PCIE0           | PCINT5 • PCIE0            | PCINT4 • PCIE0                 |
| DIEOV          | (INTRC + EXTCK) •<br>AS2                   | INTRC • AS2                               | 1                         | 1                              |
| DI             | PCINT7 INPUT                               | PCINT6 INPUT                              | PCINT5 INPUT<br>SCK INPUT | PCINT4 INPUT<br>SPI MSTR INPUT |
| AIO            | Oscillator Output                          | Oscillator/Clock<br>Input                 | _                         | _                              |

 Table 12-4.
 Overriding Signals for Alternate Functions in PB7, PB4

Notes: 1. INTRC means that one of the internal RC Oscillators are selected (by the CKSEL fuses), EXTCK means that external clock is selected (by the CKSEL fuses).

| Signal<br>Name | PB3/MOSI/<br>OC2/PCINT3         | PB2/ <u>SS</u> /<br>OC1B/PCINT2 | PB1/OC1A/<br>PCINT1 | PB0/ICP1/<br>PCINT0        |
|----------------|---------------------------------|---------------------------------|---------------------|----------------------------|
| PUOE           | SPE • MSTR                      | SPE • MSTR                      | 0                   | 0                          |
| PUOV           | PORTB3 • PUD                    | PORTB2 • PUD                    | 0                   | 0                          |
| DDOE           | SPE • MSTR                      | SPE • MSTR                      | 0                   | 0                          |
| DDOV           | 0                               | 0                               | 0                   | 0                          |
| PVOE           | SPE • MSTR +<br>OC2A ENABLE     | OC1B ENABLE                     | OC1A ENABLE         | 0                          |
| PVOV           | SPI MSTR OUTPUT<br>+ OC2A       | OC1B                            | OC1A                | 0                          |
| DIEOE          | PCINT3 • PCIE0                  | PCINT2 • PCIE0                  | PCINT1 • PCIE0      | PCINT0 • PCIE0             |
| DIEOV          | 1                               | 1                               |                     | 1                          |
| DI             | PCINT3 INPUT<br>SPI SLAVE INPUT | PCINT2 INPUT<br>SPI SS          | PCINTI INPUT        | PCINT0 INPUT<br>ICP1 INPUT |
| AIO            | -                               | -                               | _                   | -                          |

Table 12-5. Overriding Signals for Alternate Functions in PB3..PB0

#### 12.3.2 Alternate Functions of Port C

The Port C pins with alternate functions are shown in Table 12-6. 

| Table 12-6. | Port C Pins Alternate Functions |
|-------------|---------------------------------|
|-------------|---------------------------------|

|   | Port Pin | Alternate Function  |
|---|----------|---|
|   | PC6      | RESET (Reset pin)<br>PCINT14 (Pin Change Interrupt 14)  |
|   | PC5      | ADC5 (ADC Input Channel 5)<br>SCL (2-wire Serial Bus Clock Line)<br>PCINT13 (Pin Change Interrupt 13)             |
| X | PC4      | ADC4 (ADC Input Channel 4)<br>SDA (2-wire Serial Bus Data Input/Output Line)<br>PCINT12 (Pin Change Interrupt 12) |
| _ | PC3      | ADC3 (ADC Input Channel 3)<br>PCINT11 (Pin Change Interrupt 11)   |
|   | PC2      | ADC2 (ADC Input Channel 2)<br>PCINT10 (Pin Change Interrupt 10)   |
|   | PC1      | ADC1 (ADC Input Channel 1)<br>PCINT9 (Pin Change Interrupt 9)   |
|   | PC0      | ADC0 (ADC Input Channel 0)<br>PCINT8 (Pin Change Interrupt 8)   |

The alternate pin configuration is as follows:

• RESET/PCINT14 - Port C, Bit 6



RESET, Reset pin: When the RSTDISBL Fuse is programmed, this pin functions as a normal I/O pin, and the part will have to rely on Power-on Reset and Brown-out Reset as its reset sources. When the RSTDISBL Fuse is unprogrammed, the reset circuitry is connected to the pin, and the pin can not be used as an I/O pin.

If PC6 is used as a reset pin, DDC6, PORTC6 and PINC6 will all read 0.

PCINT14: Pin Change Interrupt source 14. The PC6 pin can serve as an external interrupt source.

#### • SCL/ADC5/PCINT13 – Port C, Bit 5

SCL, 2-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the 2wire Serial Interface, pin PC5 is disconnected from the port and becomes the Serial Clock I/O pin for the 2-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC5 can also be used as ADC input Channel 5. Note that ADC input channel 5 uses digital power.

PCINT13: Pin Change Interrupt source 13. The PC5 pin can serve as an external interrupt source.

#### • SDA/ADC4/PCINT12 – Port C, Bit 4

SDA, 2-wire Serial Interface Data: When the TWEN bit in TWCR is set (one) to enable the 2-wire Serial Interface, pin PC4 is disconnected from the port and becomes the Serial Data I/O pin for the 2-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC4 can also be used as ADC input Channel 4. Note that ADC input channel 4 uses digital power.

PCINT12: Pin Change Interrupt source 12. The PC4 pin can serve as an external interrupt source.

#### ADC3/PCINT11 – Port C, Bit 3

PC3 can also be used as ADC input Channel 3. Note that ADC input channel 3 uses analog power.

PCINT11: Pin Change Interrupt source 11. The PC3 pin can serve as an external interrupt source.

#### • ADC2/PCINT10 – Port C, Bit 2

PC2 can also be used as ADC input Channel 2. Note that ADC input channel 2 uses analog power.

PCINT10: Pin Change Interrupt source 10. The PC2 pin can serve as an external interrupt source.

#### ADC1/PCINT9 – Port C, Bit 1

PC1 can also be used as ADC input Channel 1. Note that ADC input channel 1 uses analog power.

PCINT9: Pin Change Interrupt source 9. The PC1 pin can serve as an external interrupt source.

#### ADC0/PCINT8 – Port C, Bit 0

PC0 can also be used as ADC input Channel 0. Note that ADC input channel 0 uses analog power.

PCINT8: Pin Change Interrupt source 8. The PC0 pin can serve as an external interrupt source.

Table 12-7 and Table 12-8 relate the alternate functions of Port C to the overriding signals shown in Figure 12-5 on page 76.

| Signal<br>Name | PC6/RESET/PCINT14             | PC5/SCL/ADC5/PCINT13    | PC4/SDA/ADC4/PCINT12    |
|----------------|-------------------------------|-------------------------|-------------------------|
| PUOE           | RSTDISBL                      | TWEN                    | TWEN                    |
| PUOV           | 1                             | PORTC5 • PUD            | PORTC4 • PUD            |
| DDOE           | RSTDISBL                      | TWEN                    | TWEN                    |
| DDOV           | 0                             | SCL_OUT                 | SDA_OUT                 |
| PVOE           | 0                             | TWEN                    | TWEN                    |
| PVOV           | 0                             | 0                       | 0                       |
| DIEOE          | RSTDISBL + PCINT14 •<br>PCIE1 | PCINT13 • PCIE1 + ADC5D | PCINT12 • PCIE1 + ADC4D |
| DIEOV          | RSTDISBL                      | PCINT13 • PCIE1         | PCINT12 • PCIE1         |
| DI             | PCINT14 INPUT                 | PCINT13 INPUT           | PCINT12 INPUT           |
| AIO            | RESET INPUT                   | ADC5 INPUT / SCL INPUT  | ADC4 INPUT / SDA INPUT  |

 Table 12-7.
 Overriding Signals for Alternate Functions in PC6..PC4<sup>(1)</sup>

Note: 1. When enabled, the 2-wire Serial Interface enables slew-rate controls on the output pins PC4 and PC5. This is not shown in the figure. In addition, spike filters are connected between the AIO outputs shown in the port figure and the digital logic of the TWI module.

 Table 12-8.
 Overriding Signals for Alternate Functions in PC3..PC0

|   | Signal<br>Name | PC3/ADC3/<br>PCINT11       | PC2/ADC2/<br>PCINT10       | PC1/ADC1/<br>PCINT9       | PC0/ADC0/<br>PCINT8       |
|---|----------------|----------------------------|----------------------------|---------------------------|---------------------------|
| X | PUOE           | 0                          | 0                          | 0                         | 0                         |
|   | PUOV           | 0                          | 0                          | 0                         | 0                         |
|   | DDOE           | 0                          | 0                          | 0                         | 0                         |
|   | DDOV           | 0                          | 0                          | 0                         | 0                         |
|   | PVOE           | 0                          | 0                          | 0                         | 0                         |
|   | PVOV           | 0                          | 0                          | 0                         | 0                         |
|   | DIEOE          | PCINT11 • PCIE1 +<br>ADC3D | PCINT10 • PCIE1 +<br>ADC2D | PCINT9 • PCIE1 +<br>ADC1D | PCINT8 • PCIE1 +<br>ADC0D |
|   | DIEOV          | PCINT11 • PCIE1            | PCINT10 • PCIE1            | PCINT9 • PCIE1            | PCINT8 • PCIE1            |
|   | DI             | PCINT11 INPUT              | PCINT10 INPUT              | PCINT9 INPUT              | PCINT8 INPUT              |
|   | AIO            | ADC3 INPUT                 | ADC2 INPUT                 | ADC1 INPUT                | ADC0 INPUT                |





#### 12.3.3 Alternate Functions of Port D

The Port D pins with alternate functions are shown in Table 12-9.

| Table 12-9. FOILD FINS Alternate Functions | Table 12-9. | Port D Pins Alternate Functions |
|--|-------------|---------------------------------|
|--|-------------|---------------------------------|

| Port Pin | Alternate Function  |
|----------|---|
| PD7      | AIN1 (Analog Comparator Negative Input)<br>PCINT23 (Pin Change Interrupt 23)  |
| PD6      | AIN0 (Analog Comparator Positive Input)<br>OC0A (Timer/Counter0 Output Compare Match A Output)<br>PCINT22 (Pin Change Interrupt 22)     |
| PD5      | T1 (Timer/Counter 1 External Counter Input)<br>OC0B (Timer/Counter0 Output Compare Match B Output)<br>PCINT21 (Pin Change Interrupt 21) |
| PD4      | XCK (USART External Clock Input/Output)<br>T0 (Timer/Counter 0 External Counter Input)<br>PCINT20 (Pin Change Interrupt 20)             |
| PD3      | INT1 (External Interrupt 1 Input)<br>OC2B (Timer/Counter2 Output Compare Match B Output)<br>PCINT19 (Pin Change Interrupt 19)           |
| PD2      | INT0 (External Interrupt 0 Input)<br>PCINT18 (Pin Change Interrupt 18)  |
| PD1      | TXD (USART Output Pin)<br>PCINT17 (Pin Change Interrupt 17)   |
| PD0      | RXD (USART Input Pin)<br>PCINT16 (Pin Change Interrupt 16)  |

The alternate pin configuration is as follows:

#### • AIN1/OC2B/PCINT23 – Port D, Bit 7

AIN1, Analog Comparator Negative Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

PCINT23: Pin Change Interrupt source 23. The PD7 pin can serve as an external interrupt source.

# AIN0/OC0A/PCINT22 – Port D, Bit 6

AIN0, Analog Comparator Positive Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

OC0A, Output Compare Match output: The PD6 pin can serve as an external output for the Timer/Counter0 Compare Match A. The PD6 pin has to be configured as an output (DDD6 set (one)) to serve this function. The OC0A pin is also the output pin for the PWM mode timer function.

PCINT22: Pin Change Interrupt source 22. The PD6 pin can serve as an external interrupt source.

#### • T1/OC0B/PCINT21 - Port D, Bit 5

T1, Timer/Counter1 counter source.

OC0B, Output Compare Match output: The PD5 pin can serve as an external output for the Timer/Counter0 Compare Match B. The PD5 pin has to be configured as an output (DDD5 set (one)) to serve this function. The OC0B pin is also the output pin for the PWM mode timer function.

PCINT21: Pin Change Interrupt source 21. The PD5 pin can serve as an external interrupt source.

#### • XCK/T0/PCINT20 - Port D, Bit 4

XCK, USART external clock.

T0, Timer/Counter0 counter source.

PCINT20: Pin Change Interrupt source 20. The PD4 pin can serve as an external interrupt source.

#### • INT1/OC2B/PCINT19 - Port D, Bit 3

INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt source.

OC2B, Output Compare Match output: The PD3 pin can serve as an external output for the Timer/Counter0 Compare Match B. The PD3 pin has to be configured as an output (DDD3 set (one)) to serve this function. The OC2B pin is also the output pin for the PWM mode timer function.

PCINT19: Pin Change Interrupt source 19. The PD3 pin can serve as an external interrupt source.

#### • INT0/PCINT18 – Port D, Bit 2

INTO, External Interrupt source 0: The PD2 pin can serve as an external interrupt source.

PCINT18: Pin Change Interrupt source 18. The PD2 pin can serve as an external interrupt source.

#### • TXD/PCINT17 - Port D, Bit 1

TXD, Transmit Data (Data output pin for the USART). When the USART Transmitter is enabled, this pin is configured as an output regardless of the value of DDD1.

PCINT17: Pin Change Interrupt source 17. The PD1 pin can serve as an external interrupt source.

#### • RXD/PCINT16 - Port D, Bit 0

RXD, Receive Data (Data input pin for the USART). When the USART Receiver is enabled this pin is configured as an input regardless of the value of DDD0. When the USART forces this pin to be an input, the pull-up can still be controlled by the PORTD0 bit.

PCINT16: Pin Change Interrupt source 16. The PD0 pin can serve as an external interrupt source.

Table 12-10 and Table 12-11 relate the alternate functions of Port D to the overriding signals shown in Figure 12-5 on page 76.





| Signal<br>Name | PD7/AIN1<br>/PCINT23 | PD6/AIN0/<br>OC0A/PCINT22 | PD5/T1/OC0B/<br>PCINT21   | PD4/XCK/<br>T0/PCINT20                 |
|----------------|----------------------|---------------------------|---------------------------|--|
| PUOE           | 0                    | 0                         | 0                         | 0                                      |
| PUO            | 0                    | 0                         | 0                         | 0                                      |
| DDOE           | 0                    | 0                         | 0                         | 0                                      |
| DDOV           | 0                    | 0                         | 0                         | 0                                      |
| PVOE           | 0                    | OC0A ENABLE               | OC0B ENABLE               | UMSEL                                  |
| PVOV           | 0                    | OC0A                      | OC0B                      | XCK OUTPUT                             |
| DIEOE          | PCINT23 • PCIE2      | PCINT22 • PCIE2           | PCINT21 • PCIE2           | PCINT20 • PCIE2                        |
| DIEOV          | 1                    | 1                         | 1                         | 1                                      |
| DI             | PCINT23 INPUT        | PCINT22 INPUT             | PCINT21 INPUT<br>T1 INPUT | PCINT20 INPUT<br>XCK INPUT<br>T0 INPUT |
| AIO            | AIN1 INPUT           | AIN0 INPUT                | 5                         | -                                      |


 Table 12-10.
 Overriding Signals for Alternate Functions PD7..PD4

|              | Overriding Signals for Alternate Functions in PD3PD0 |
|--------------|--|
| Table 12-11. | Overriding Signals for Alternate Functions in PD3PD0 |

|   | Signal<br>Name | PD3/OC2B/INT1/<br>PCINT19        | PD2/INT0/<br>PCINT18             | PD1/TXD/<br>PCINT17 | PD0/RXD/<br>PCINT16  |
|---|----------------|----------------------------------|----------------------------------|---------------------|----------------------|
|   | PUOE           | 0                                | 0                                | TXEN                | RXEN                 |
|   | PUO            | 0                                | 0                                | 0                   | PORTD0 • PUD         |
|   | DDOE           | 0                                | 0                                | TXEN                | RXEN                 |
|   | DDOV           | 0                                | 0                                | 1                   | 0                    |
|   | PVOE           | OC2B ENABLE                      | 0                                | TXEN                | 0                    |
|   | PVOV           | OC2B                             | 0                                | TXD                 | 0                    |
|   | DIEOE          | INT1 ENABLE +<br>PCINT19 • PCIE2 | INT0 ENABLE +<br>PCINT18 • PCIE1 | PCINT17 • PCIE2     | PCINT16 • PCIE2      |
| X | DIEOV          | 1                                | 1                                | 1                   | 1                    |
|   | DI             | PCINT19 INPUT<br>INT1 INPUT      | PCINT18 INPUT<br>INT0 INPUT      | PCINT17 INPUT       | PCINT16 INPUT<br>RXD |
|   | AIO            | _                                | _                                | _                   | _                    |

# 12.4 Register Description

#### 12.4.1 MCUCR – MCU Control Register



#### • Bit 4 – PUD: Pull-up Disable

When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn and PORTxn Registers are configured to enable the pull-ups ({DDxn, PORTxn} = 0b01). See "Configuring the Pin" on page 72 for more details about this feature.

| 12.4.2 | PORTB – The Port B Data   | Register  |          |        |        |        | -6-    | C      |        |       |
|--------|---------------------------|-----------|----------|--------|--------|--------|--------|--------|--------|-------|
|        | Bit                       | 7         | 6        | 5      | 4      | 3      | 2      | 1      | 0      |       |
|        | 0x05 (0x25)               | PORTB7    | PORTB6   | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | PORTB |
|        | Read/Write                | R/W       | R/W      | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |       |
|        | Initial Value             | 0         | 0        | 0      | 0      | 0      | 0      | 0      | 0      |       |
|        |                           |           |          |        | 0      |        |        |        |        |       |
| 12.4.3 | DDRB – The Port B Data D  | Direction | Register |        | . 0.   |        |        |        |        |       |
|        | Bit                       | 7         | 6        | 5 🦊    | 4      | 3      | 2      | 1      | 0      |       |
|        | 0x04 (0x24)               | DDB7      | DDB6     | DDB5   | DDB4   | DDB3   | DDB2   | DDB1   | DDB0   | DDRB  |
|        | Read/Write                | R/W       | R/W      | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |       |
|        | Initial Value             | 0         | 0        | 0      | 0      | 0      | 0      | 0      | 0      |       |
|        |                           |           |          | 5      |        |        |        |        |        |       |
| 12.4.4 | PINB – The Port B Input P | ins Addr  | ess      |        |        |        |        |        |        |       |
|        | Bit                       | 7         | 6        | 5      | 4      | 3      | 2      | 1      | 0      |       |
|        | 0x03 (0x23)               | PINB7     | PINB6    | PINB5  | PINB4  | PINB3  | PINB2  | PINB1  | PINB0  | PINB  |
|        | Read/Write                | R         | R        | R      | R      | R      | R      | R      | R      |       |
|        | Initial Value             | N/A       | N/A      | N/A    | N/A    | N/A    | N/A    | N/A    | N/A    |       |
| 12.4.5 | PORTC – The Port C Data   | Negister  |          |        |        |        |        |        |        |       |
|        | Bit                       | 7         | 6        | 5      | 4      | 3      | 2      | 1      | 0      |       |
|        | 0x08 (0x28)               | -         | PORTC6   | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | PORTC |
|        | Read/Write                | R         | R/W      | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |       |
|        | Initial Value             | 0         | 0        | 0      | 0      | 0      | 0      | 0      | 0      |       |
| 12.4.6 | DDRC – The Port C Data D  | Direction | Register |        |        |        |        |        |        |       |
|        | Bit                       | 7         | 6        | 5      | 4      | 3      | 2      | 1      | 0      |       |
|        | 0x07 (0x27)               | -         | DDC6     | DDC5   | DDC4   | DDC3   | DDC2   | DDC1   | DDC0   | DDRC  |
|        | Read/Write                | R         | R/W      | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |       |
|        | Initial Value             | 0         | 0        | 0      | 0      | 0      | 0      | 0      | 0      |       |
| 12.4.7 | PINC – The Port C Input P | ins Addr  | ess      |        |        |        |        |        |        |       |
|        | Bit                       | 7         | 6        | 5      | 4      | 3      | 2      | 1      | 0      | 1     |
|        | 0x06 (0x26)               | -         | PINC6    | PINC5  | PINC4  | PINC3  | PINC2  | PINC1  | PINC0  | PINC  |
|        | Read/Write                | R         | R        | R      | R      | R      | R      | R      | R      |       |
|        | Initial Value             | 0         | N/A      | N/A    | N/A    | N/A    | N/A    | N/A    | N/A    |       |
|        |                           |           |          |        |        |        |        |        |        |       |





#### 12.4.8 PORTD – The Port D Data Register

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      | _     |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| 0x0B (0x2B)   | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | PORTD |
| Read/Write    | R/W    |       |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |       |

#### 12.4.9 DDRD – The Port D Data Direction Register

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |      |
|---------------|------|------|------|------|------|------|------|------|------|
| 0x0A (0x2A)   | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | DDRD |
| Read/Write    | R/W  | •    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |

#### 12.4.10 PIND – The Port D Input Pins Address

| Bit           | 7     | 6     | 5     | 4     | 3      | 2     | 1     | 0     |   |
|---------------|-------|-------|-------|-------|--------|-------|-------|-------|---|
| 0x09 (0x29)   | PIND7 | PIND6 | PIND5 | PIND4 | PIND3  | PIND2 | PIND1 | PIND0 | Р |
| Read/Write    | R     | R     | R     | R     | R      | R     | R     | R     |   |
| Initial Value | N/A   | N/A   | N/A   | N/A   | N/A    | N/A   | N/A   | N/A   |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       | (      | 20    |       |       |   |
|               |       |       |       |       | K      | 9     |       |       |   |
|               |       |       |       |       | $\sim$ |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       | ~ く ナ |       |        |       |       |       |   |
|               |       | (     |       |       |        |       |       |       |   |
|               |       |       | -     |       |        |       |       |       |   |
|               |       | 10    |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       | >>    |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
| XO            |       |       |       |       |        |       |       |       |   |
| <b>VXXX</b>   | •-    |       |       |       |        |       |       |       |   |
| 1771          |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
|               |       |       |       |       |        |       |       |       |   |
| 3             |       |       |       |       |        |       |       |       |   |
| <i>う</i> `    |       |       |       |       |        |       |       |       |   |

# 13. 8-bit Timer/Counter0 with PWM

### 13.1 Features

- Two Independent Output Compare Units
- Double Buffered Output Compare Registers
- Clear Timer on Compare Match (Auto Reload)
- Glitch Free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator

• Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)

#### 13.2 Overview


Timer/Counter0 is a general purpose 8-bit Timer/Counter module, with two independent Output Compare Units, and with PWM support. It allows accurate program execution timing (event management) and wave generation.


A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 13-1. For the actual placement of I/O pins, refer to "Pinout ATmega48/88/168" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 101.

The PRTIMO bit in "Minimizing Power Consumption" on page 41 must be written to zero to enable Timer/Counter0 module.

**AIMEL** 







#### 13.2.1 Definitions

Many register and bit references in this section are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 0. A lower case "x" replaces the Output Compare Unit, in this case Compare Unit A or Compare Unit B. However, when using the register or bit defines in a program, the precise form must be used, i.e., TCNT0 for accessing Timer/Counter0 counter value and so on.

The definitions in Table 13-1 are also used extensively throughout the document.

| Table 13-1. | Definitions   |
|-------------|---|
| BOTTOM      | The counter reaches the BOTTOM when it becomes 0x00.  |
| MAX         | The counter reaches its MAXimum when it becomes 0xFF (decimal 255).   |
| ТОР         | The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR0A Register. The assignment is dependent on the mode of operation. |

#### 13.2.2 Registers

The Timer/Counter (TCNT0) and Output Compare Registers (OCR0A and OCR0B) are 8-bit registers. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR0). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK0). TIFR0 and TIMSK0 are not shown in the figure.