

www.ti.com

3-A. 3.3/5-V INPUT ADJUSTABLE SWITCHING REGULATOR

FEATURES

- Up to 3-A Output Current at 85°C
- 3.3-V/5-V Input Voltage
- Wide-Output Voltage Adjust (0.9 V to 3.6 V)
- 160 W/in³ Power Density
- Efficiencies Up To 94%
- On/Off Inhibit
- Undervoltage Lockout (UVLO)
- **Output Overcurrent Protection** (Nonlatching, Auto-Reset)
- **Overtemperature Protection**

- Ambient Temp. Range: -40°C to 85°C
- **Surface Mount Package**
- Safety Agency Approvals: UL/CUL 60950, EN60950 VDE (Pending)

APPLICATIONS

Telecommunications, Instumentation, and General-Purpose Circuits






DESCRIPTION

The PTH04070W is a highly integrated, low-cost switching regulator module that delivers up to 3 A of output current. Occupying less PCB area than a standard TO-220 linear regulator IC, the PTH04070W provides output current at a much higher efficiency and with much less power dissipation, thereby eliminating the need for a heat sink. Their small size $(0.5 \times 0.4 \text{ in})$, high efficiency, and low cost makes these modules attractive for a variety of applications.

The input voltage range of the PTH04070W is from 3 V to 5.5 V, allowing operation from either a 3.3-V or 5-V input bus. Using state-of-the-art switched-mode power-conversion technology, the PTH04070W can step down to voltages as low as 0.9 V from a 5-V input bus, with typically less than 1 W of power dissipation. The output voltage can be adjusted to any voltage over the range, 0.9 V to 3.6 V, using a single external resistor. Operating features include an undervoltage lockout (UVLO), on/off inhibit, output overcurrent protection, and overtemperature protection. Target applications include telecommunications, test and measurement applications, and high-end consumer products. The modules are available in both through-hole and surface-mount package options, including tape and reel.



#See The Specification Table for Value *See The Capacitor Application Information



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PTH04070 (Basic Model)							
Output Voltage	Part Number	Description	Package Designator				
0.9 V - 3.6 V	PTH04070WAH	Horizontal T/H	EVD				
0.9 V 3.6 V	PTH04070WAS ⁽¹⁾	Horizontal SMD	EVE				

⁽¹⁾ Add a T suffix for tape and reel option on SMD packages.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

	. 613	-412-	PTH04070	UNIT
T _A	Operating free-air temperature	Over V _{in} range	-40 to 85	°C
	Solder reflow temperature	Surface temperature of module body or pins	235	<i>്</i> റ്റ ംc
T _{stg}	Storage temperature	. D	-40 to 125	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

00,		MIN	MAX	UNIT
V _I	Input voltage	3	5.5	٧
T _A	Operating free-air temperature	-40	85	°C <

PACKAGE SPECIFICATIONS

√ C	PTH04070x (Suffix AH & AS)	H. W.
Weight	x-40-	1.5 grams
Flammability	Meets UL 94 V-O	-50
Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted	500 Gs (1)
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000 Hz	20 Gs ⁽¹⁾

(1) Qualification limit.



ELECTRICAL CHARACTERISTICS

at 25°C free-air temperature, $V_1 = 5 \text{ V}$, $V_0 = 3.3 \text{ V}$, $I_0 = I_0(\text{Max})$, C1 = 47 μ F, C2 = 47 μ F (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Io	Output current	T _A = 85°C, natural convection airflow	0		1 CD3	Α
VI	Input voltage range	Over I _O range	3		5.5	V
V _{O(tol)}	Set-point voltage tolerance	T _A = 25°C		(6)	±2% (1)	
_0	Temperature variation	-40 ≤ T _A ≤ +85°C		±0.5% Vo		
7/2).	Line regulation	Over V _I range		× ±1		mV
12	Load regulation	Over I _O range		±5		mV
	Total output voltage variation	Includes set-point, line, load, -40 ≤ T _A ≤ +85°C	1000		3% (1)	
1/13	0.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	V _I ≥ 4.5 V	0.9		3.6	V
V _{O(adj)}	Output voltage adjust range	V _I < 4.5 V	40°0.9		$V_I - 1.1^{(2)}$	V
	2/3	T _A = 25°C, I _O = 2 A	1.0°C			7.
	1030	$R_{SET} = 475 \Omega, V_O = 3.3 V_O$	S	92%		× X 2
	Q13	$R_{SET} = 2.32 \text{ k}\Omega, V_0 = 2.5 \text{ V V}^{(2)}$		90%		(S)
	A STATE OF THE STA	$R_{SET} = 4.87 \text{ k}\Omega, V_0 = 2 \text{ V}$		88%		D
η	Efficiency	$R_{SET} = 6.65 \text{ k}\Omega, V_{O} = 1.8 \text{ V}$		87%	130	5
		$R_{SET} = 11.5 \text{ k}\Omega, V_{O} = 1.5 \text{ V}$		85%	00	
	NO.	$R_{SET} = 26.1 \text{ k}\Omega, V_0 = 1.2 \text{ V}$		82% _	0	
	`	$R_{SET} = 84.5 \text{ k}\Omega, V_{O} = 1 \text{ V}$		80%	+*	
, 26°	Output voltage ripple	20 MHz bandwith		10		${\rm mV}_{\rm PP}$
O(trip)	Overcurrent threshold	Reset, followed by autorecovery	.X	7		Α
2/0,5		C3 = $47 \mu F$, 1 A/ μ s load step from 50% to 100% lomax	KS.	<u> </u>		
	Transient response	Recovery time	, D	70		μs
		V _O over/undershoot		100		mV
UVLO	Undervoltage lockout	V _I = increasing	7,3	2.95	3	v 1
OVLO	Officer voltage lockout	V _I = decreasing	2.7	2.8		× ×
		Input high voltage (V _{IH})	$V_{I} - 0.5$		Open (3)	
	Inhibit control (pin 5)	Input low voltage (V _{IL})	-0.2		0.6	A NIV
		Input low current (I _{IL})		-10	次	μA
I _{I(stby)}	Input standby current	Pins 5 and 2 connected		1	15	mA
Fs	Switching frequency	Over V _I and I _O ranges		700	35	kHz
4	External input capacitance	Ceramic type (C1)	47 (4)	7/3	0	μF
XX	A. C.	Ceramic type (C2)	47 (5)		200	
15	External output capacitance	Nonceramic type (C3)		47 (5)	560 ⁽⁶⁾	μF
CD		Equivalent series resistance (nonceramic)	4 (7)	K.		mΩ
мтвг	Calculated reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	48	,		10 ⁶ Hrs

- (1) The set-point voltage tolerance is affected by the tolerance and stability of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1% with with 100 ppm/90 or better temperature stability.
- (2) The minimum input voltage is 3 V or (V_O + 1.1) V, whichever is greater. A 5-V input bus is recommended for output voltages higher than
- (3) This control pin has an internal pullup to the input voltage V_I. If it is left open circuit, the module operates when input power is applied. A small low-leakage (<100 nA) MOS field effect transistor (MOSFET) is recommended for control. See the application information for further guidance.</p>
- (4) An external 47-μF ceramic capacitor is required across the input (V_μ and GND) for proper operation. Locate the capacitor close to the module.
- (5) An external 47 μF ceramic capacitor is required across the output (V_O and GND) for proper operation. Locate the capacitor close to the module. Adding another 47 μF of electrolytic capacitance close to the load improves the response of the regulator to load transients.
- (6) This is the calculated maximum capacitance. The minimum ESR limitation often results in a lower value. See the capacitor application information for further guidance.
- (7) This is the typical ESR for all the electrolytic (nonceramic) capacitance. Use 7 mΩ as the minimum when calculating the total equivalent series resistance (ESR) using the max-ESR values specified by the capacitor manufacturer.



PIN ASSIGNMENT

TERMINAL FUNCTIONS

TERMINAL		10	PECCULATION				
NAME	NO.	1/0	DESCRIPTION				
V _I	139	I	The positive input voltage power node to the module, which is referenced to common GND.				
GND	2		This is the common ground connection for the V_l and V_0 power connections. It is also the 0 VDC reference for the <i>Inhibit</i> and V_0 <i>Adjust</i> control inputs.				
Vo 1	3	0	The regulated positive power output with respect to the GND node.				
V _O Adjust	4	ı	A 1% resistor must be connected between this pin and GND (pin 1) to set the output voltage of the module higher than 0.9 V. If left open-circuit, the output voltage defaults to this value. The temperature stability of the resistor should be 100 ppm/°C (or better). The set-point range is from 0.9 V to 3.6 V. The electrical specification table gives the standard resistor value for a number of common output voltages. Refer to the application information for further guidance.				
Inhibit	5	1	The Inhibit pin is an open-collector/drain-negative logic input that is referenced to GND. Applying a low-level ground signal to this input disables the module's output. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module will produce an output voltage whenever a valid input source is applied.				

Hilling the Act and a soft and a soft a soft and a soft a



TYPICAL CHARACTERISTICS (5-V INPUT)(1)(2)




Figure 1.





Figure 2.










Figure 4.

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4.




TYPICAL CHARACTERISTICS (3.3-V INPUT)(3)(4)







OUTPUT RIPPLE vs OUTPUT CURRENT









- The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the
- The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 5, Figure 6, and Figure 7.

 The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 8.



APPLICATION INFORMATION

Adjusting the Output Voltage of the PTH04070W Wide-Output Adjust Power Modules

The V_O Adjust control (pin 4) sets the output voltage of the PTH04070W product. The adjustment range is from 0.9 V to 3.6 V. The adjustment method requires the addition of a single external resistor, $R_{\rm set}$, that must be connected directly between the V_O Adjust and GND pin 2. Table 1 gives the standard external resistor for a number of common bus voltages, along with the actual voltage the resistance produces.


For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 2. Figure 9 shows the placement of the required resistor.

$$R_{set} = 10 \text{ k}\Omega \times \frac{0.891 \text{ V}}{V_{out} - 0.9 \text{ V}} - 3.24 \text{ k}\Omega$$

Table 1. Standard Values of R_{set} for Common Output Voltages

-01	ronagoo	(<u>)</u>
V _{out} (Required)	R _{set} (Standard Value)	V _{out} (Actual)
3.3 V ⁽¹⁾	475 Ω	3.298 V
2.5 V ⁽¹⁾	2.32 kΩ	2.502 V
2 V	4.87 kΩ	1.999 V
1.8 V	6.65 kΩ	1.801 V
1.5 V	11.5 kΩ	1.504 V
1.2 V	26.1 kΩ	1.204 V
1 V	84.5 kΩ	1.001 V
0.9 V	Open	0.9 V

 The minimum input voltage is 3 V or (V_O + 1.1) V, whichever is greater.



- (1) A 0.05-W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pins 4 and 2 using dedicated PCB traces.
- (2) Never connect capacitors from V_O Adjust to either GND or V_O. Any capacitance added to the V_O Adjust pin will affect the stability of the regulator.

Figure 9. Vo Adjust Resistor Placement



Table 2. Calculated Set-Point Resistor Values

11,0					
V _a Req'd	R _{set}	V _a Req'd	R _{set}	V _a Req'd	R_{set}
0.900	Open	1.475	12.3 kΩ	2.55	$2.16~\mathrm{k}\Omega$
0.925	353 k Ω	1.50	11.6 kΩ	2.60	$2.00~\mathrm{k}\Omega$
0.950	175 kΩ	1.55	10.5 kΩ	2.65	$1.85~\mathrm{k}\Omega$
0.975	116 kΩ	1,60	$9.49~\mathrm{k}\Omega$	2.70	1.71 kΩ
1.000	85.9 kΩ	65 1.65	8.64 k Ω	2.75	1.58 k Ω
1.025	68.0 kΩ	1.70	7.90 kΩ	2.80	1.45 kΩ
1.050	56.2 kΩ	1.75	7.24 kΩ	2.85	1.33 kΩ
1.075	47.7 kΩ	1.80	$6.66~\mathrm{k}\Omega$	2.90	1.22 kΩ
1.100	4 1.3 kΩ	1.85	$6.14~\mathrm{k}\Omega$	2.95	1.11 kΩ
1.125	$36.4~\text{k}\Omega$	1.90	$5.67~\mathrm{k}\Omega$	3.00	1.00 k Ω
1.150	$32.4~\mathrm{k}\Omega$	1.95	5.25 kΩ	3.05	904 Ω
	29.2 kΩ	2.00	4.86 kΩ -	3.10	810 Ω
1.200	26.5 kΩ	2.05	4.51 kΩ	3.15	720 Ω
1.225	24.2 kΩ	2.10	4.19 kΩ	3.20	634 Ω
1.250	22.2 k Ω	2.15	3.89 kΩ	3.25	551 Ω
1.275	20.5 kΩ	2.20	3.61 kΩ	3.30	473 Ω
1.300	19.0 kΩ	2.25	$3.36~\mathrm{k}\Omega$	3.35	397Ω
1.325	17.7 kΩ	2.30	$3.12~\text{k}\Omega$	3.40	324 Ω
1.350	16.6 kΩ	2.35	$2.90~\mathrm{k}\Omega$	3.45	254 Ω
1.375	15.5 kΩ	2.40	$2.70~\text{k}\Omega$	3.50	187 Ω
1.400	14.6 kΩ	2.45	$2.51~\text{k}\Omega$	3.55	122 Ω
1.425	13.7 kΩ	2.50	$2.33~\mathrm{k}\Omega$	3.60	δ 60 Ω
1.450	13.0 kΩ			7/30	
	0.900 0.925 0.950 0.975 1.000 1.025 1.050 1.075 1.100 1.125 1.150 1.175 1.200 1.225 1.250 1.275 1.300 1.325 1.350 1.375 1.400 1.425	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccc} 0.900 & Open & 1.475 \\ \hline 0.925 & 353 & $\rm k\Omega & 1.50 \\ \hline 0.950 & 175 & $\rm k\Omega & 1.55 \\ \hline 0.975 & 116 & $\rm k\Omega & 1.60 \\ \hline 1.000 & 85.9 & $\rm k\Omega & 1.65 \\ \hline 1.025 & 68.0 & $\rm k\Omega & 1.70 \\ \hline 1.050 & 56.2 & $\rm k\Omega & 1.75 \\ \hline 1.075 & 47.7 & $\rm k\Omega & 1.80 \\ \hline 1.100 & 41.3 & $\rm k\Omega & 1.85 \\ \hline 1.125 & 36.4 & $\rm k\Omega & 1.90 \\ \hline 1.150 & 32.4 & $\rm k\Omega & 1.95 \\ \hline 1.175 & 29.2 & $\rm k\Omega & 2.00 \\ \hline 1.200 & 26.5 & $\rm k\Omega & 2.05 \\ \hline 1.225 & 24.2 & $\rm k\Omega & 2.10 \\ \hline 1.250 & 22.2 & $\rm k\Omega & 2.10 \\ \hline 1.275 & 20.5 & $\rm k\Omega & 2.20 \\ \hline 1.300 & 19.0 & $\rm k\Omega & 2.25 \\ \hline 1.325 & 17.7 & $\rm k\Omega & 2.30 \\ \hline 1.350 & 16.6 & $\rm k\Omega & 2.45 \\ \hline 1.400 & 14.6 & $\rm k\Omega & 2.45 \\ \hline 1.425 & 13.7 & $\rm k\Omega & 2.50 \\ \hline \end{array}$	0.900 Open 1.475 12.3 kΩ 0.925 353 kΩ 1.50 11.6 kΩ 0.950 175 kΩ 1.55 10.5 kΩ 0.975 116 kΩ 1.60 9.49 kΩ 1.000 85.9 kΩ 1.65 8.64 kΩ 1.025 68.0 kΩ 1.70 7.90 kΩ 1.050 56.2 kΩ 1.75 7.24 kΩ 1.075 47.7 kΩ 1.80 6.66 kΩ 1.100 41.3 kΩ 1.85 6.14 kΩ 1.125 36.4 kΩ 1.90 5.67 kΩ 1.150 32.4 kΩ 1.95 5.25 kΩ 1.175 29.2 kΩ 2.00 4.86 kΩ 1.200 26.5 kΩ 2.05 4.51 kΩ 1.225 24.2 kΩ 2.10 4.19 kΩ 1.250 22.2 kΩ 2.15 3.89 kΩ 1.275 20.5 kΩ 2.20 3.61 kΩ 1.300 19.0 kΩ 2.25 3.36 kΩ 1.325 17.7 kΩ 2.30 3.12 kΩ <	0.900 Open 1.475 12.3 kΩ 2.55 0.925 353 kΩ 1.50 11.6 kΩ 2.60 0.950 175 kΩ 1.55 10.5 kΩ 2.65 0.975 116 kΩ 1.60 9.49 kΩ 2.70 1.000 85.9 kΩ 1.65 8.64 kΩ 2.75 1.025 68.0 kΩ 1.70 7.90 kΩ 2.80 1.050 56.2 kΩ 1.75 7.24 kΩ 2.85 1.075 47.7 kΩ 1.80 6.66 kΩ 2.90 1.100 41.3 kΩ 1.85 6.14 kΩ 2.95 1.125 36.4 kΩ 1.90 5.67 kΩ 3.00 1.150 32.4 kΩ 1.95 5.25 kΩ 3.05 1.175 29.2 kΩ 2.00 4.86 kΩ 3.10 1.220 26.5 kΩ 2.05 4.51 kΩ 3.25 1.225 24.2 kΩ 2.10 4.19 kΩ 3.20 1.250 22.2 kΩ 2.15 3.89 kΩ 3.25 <tr< th=""></tr<>



CAPACITOR RECOMMENDATIONS for the PTH04070W WIDE-OUTPUT ADJUST POWER MODULES

Input Capacitor

The minimum recommended input capacitor(s) is 47-µF of ceramic capacitance, in either an X5R or X7R temperature tolerance. The ceramic capacitors should be located within 0.5 in. (1,27 cm) of the regulator's input pins. Electrolytic capacitors can also be used at the input, but only in addition to the required ceramic capacitance. The minimum ripple current rating for nonceramic capacitors should be at least 200 mA rms. The ripple current rating of electrolytic capacitors is a major consideration when they are used at the input.

When specifying regular tantalum capacitors for use at the input, a minimum voltage rating of $2 \times$ (maximum dc voltage + ac ripple) is highly recommended. This is standard practice to ensure reliability. Polymer-tantalum capacitors are not affected by this requirement.

For improved ripple reduction on the input bus, additional ceramic capacitors can be used to complement the minimum requirement.

Output Capacitors

For most applications only one (1) 47-µF ceramic capacitor is required. The ceramic capacitor should be located within 0.5 in. (1,27 cm) of the output pin. Adding a second 47-µF nonceramic capacitor allows the module to meet its transient response specification. For applications with load transients (sudden changes in load current), the regulator response benefits from additional external output capacitance. A high-quality computer-grade electrolytic capacitor should be adequate.

Electrolytic capacitors should be located close to the load circuit. These capacitors provide decoupling over the frequency range, 2 kHz to 150 kHz. Aluminum electrolytic capacitors are suitable for ambient temperatures above 0°C. For operation below 0°C, tantalum or Os-Con type capacitors are recommended. When using one or more nonceramic capacitors, the calculated equivalent ESR should be no lower than 4 m Ω (7 m Ω using the manufacturer's maximum ESR for a single capacitor). A list of preferred low-ESR type capacitors are identified in Table 3, the recommended capacitor table.

Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors becomes less effective. To further improve the reflected input ripple current, or the output transient response, multilayer ceramic capacitors must be added. Ceramic capacitors have very low ESR and their resonant frequency is higher than the bandwidth of the regulator. When placed at the output their combined ESR is not critical as long as the total value of ceramic capacitance does not exceed 200 μ F. Also, to prevent the formation of local resonances, do not place more than three identical ceramic capacitors with values of 10 μ F or greater in parallel.

Tantalum Capacitors

Additional tantalum type capacitors can be used at both the input and output, and are recommended for applications where the ambient operating temperature can be less than 0°C. The AVX TPS, Sprague 593D/594/595 and Kemet T495/T510/T520 capacitors series are suggested over many other tantalum types due to their rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have considerably higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable as they have lower power dissipation and surge current ratings. Tantalum capacitors that do not have a stated ESR or surge current rating are not recommended for power applications. When specifying Os-Con and polymer tantalum capacitors for the output, the minimum ESR limit is encountered well before the maximum capacitance value is reached.

Capacitor Table

The capacitor table, Table 3, identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type. This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The rms rating and ESR (at 100 kHz) are critical parameters necessary to insure both optimum regulator performance and long capacitor life.



Designing for Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 1 A/µs. The typical voltage deviation for this load transient is given in the data sheet specification table using the optional value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability. If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional output capacitor decoupling. In these cases, special attention must be paid to the type, value, and ESR of the capacitors selected.

If the transient performance requirements exceed those specified in the data sheet, the selection of output capacitors becomes more important. Review the minimum ESR in the characteristic data sheet for details on the capacitance maximum.

Table 3. Recommended Input/Output Capacitors

	CAPACITOR CHARACTERISTICS			XX	QU	ANTITY	XXIII.	
CAPACITOR VENDOR/ COMPONENT SERIES	WORKING VOLTAGE	VALUE μF	EQUIVALENT SERIES RESISTANCE (ESR)	85°C MAXIMUM RIPPLE CURRENT (I _{rms})	PHYSICAL SIZE (mm)	INPUT BUS ⁽¹⁾	OUTPUT BUS	VENDOR NUMBER
Panasonic WA (SMT) FC (SMT)	10 V 25 V	120 47	0.035 Ω 0.400 Ω	2800 mA 230 mA	8×6.9 8×6.2	1 1	≤ 4 ⁽¹⁾ 1 ⁽¹⁾	EEFWA1A121P ⁽²⁾ EEVFC1E470P ⁽²⁾
Panasonic SL SP-cap(SMT)	6.3 V 6.3 V	47 56	0.018 Ω 0.009 Ω	2500 mA 3000 mA	7.3×4.3 7.3× 4.3	1 1	≤ 3 ≤ 2	EEFCD0J470R EEFSL0J560R
United Chemi-con PXA (SMT) FS LXZ MVZ (SMT)	10 V 10 V 16 V 16 V	47 100 100 100	$\begin{array}{c} 0.031 \ \Omega \\ 0.040 \ \Omega \\ 0.250 \ \Omega \\ 0.440 \ \Omega \end{array}$	2250 mA 2100 mA 290 mA 230mA	6.3×5.7 6.3×9.8 6.3×11.5 6.3×5.7	1 1 1	1 ≤5 1 1	PXA10VC470MF60TP 10FS100M LXZ16VB101M6X11LL MVZ16VC101MF60TP
Nichicon UWG (SMT) F559(Tantalum) PM	16 V 10 V 10 V	100 100 100	0.400 Ω 0.055 Ω 0.550 Ω	230mA 2000mA 210 mA	8×6.2 7.7 × 4.3 6×11	1 0 1 0 1	1 ≤5 1	UWG1C101MCR1GS F551A107MN UPM1A101MEH
Sanyo Os-con\ POS-Cap SVP (SMT) SP	10V 6.3 V 10 V	68 47 56	$\begin{array}{c} 0.025 \; \Omega \\ 0.074 \; \Omega \\ 0.045 \; \Omega \end{array}$	2400 mA 1110 mA 1710 mA	7.3×4.3 5×6 6.3×5.0	1 1 1	≤ 5 ≤ 5 ≤ 5	10TPE68M 6SVP47M 10SP56M
AVX Tantalum TPS (SMD)	10 V 10 V	47 47	$\begin{array}{c} 0.100~\Omega \\ 0.060~\Omega \end{array}$	1100 mA > 412 mA	7.3L × 4.3W × 4.1H	1 1	≤ 5 ≤ 5	TPSD476M010R0100 TPSB476M010R0500
Kemet T520 (SMD) AO-CAP	10 V 6.3 V	68 47	$\begin{array}{c} 0.060~\Omega \\ 0.028~\Omega \end{array}$	>1200 mA >1100 mA	7.3L × 5.7W × 4.0H	1 1	≤ 5 ≤ 3	T520V686M010ASE060 A700V476M006AT
Vishay/Sprague 594D/595D (SMD)	10 V 10 V	68 68	$\begin{array}{c} 0.100~\Omega \\ 0.240~\Omega \end{array}$	>1000 mA 680 mA	7.3L × 6.0W × 4.1H	1 1	≤ 5 ≤ 5	594D686X0010C2T 595D686X0010C2T
94SL	16 V	47	0.070 Ω	1550 mA	8×5	1	≤ 5	94SL476X0016EBP
TDK Ceramic X5R Murata Ceramic X5R Kemet	6.3 V 6.3 V 6.3 V	22 22 22	$\begin{array}{c} 0.002~\Omega \\ 0.002~\Omega \\ 0.002~\Omega \end{array}$	>1400 mA >1000 mA >1000 mA	1210 case 3225 mm	$\geq 2^{(3)}$ $\geq 2^{(3)}$ $\geq 2^{(3)}$	≤3 ≤3 ≤3	C3225X5R0J226KT/MT GRM32ER61J223M C1210C226K9PAC
TDK Ceramic X5R Murata Ceramic X5R Kemet	6.3 V 6.3 V 6.3 V	47 47 47	0.002 Ω 0.002 Ω 0.002 Ω	>1400 mA >1000 mA >1000 mA	1210 case 3225 mm	≥ 1 ≥ 1 ≥ 1	≤3 ≤3 ≤3	C3225X5R0J476KT/MT GRM32ER60J476M/6.3 C1210C476K9PAC

¹⁾ A ceramic capacitor is required on both the input and the output. An electrolytic capacitor can be added to the output for improved transient response.

⁽²⁾ An optional through-hole capacitor available.

⁽³⁾ A total capacitance of 44 μF is an acceptable replacement for a single 47-μF capacitor.



Power-Up Characteristics

When configured per the standard application, the PTH04070 power module produces a regulated output voltage following the application of a valid input source voltage. During power up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay (typically 10 ms) into the power-up characteristic. This is from the point that a valid input source is recognized. Figure 10 shows the power-up waveforms for a PTH04070W, operating from a 3-V input and with the output voltage adjusted to 1.8 V. The waveforms were measured with a 2-A resistive load.




Figure 10. Power-Up Waveforms

Current Limit Protection

The PTH04070 modules protect against load faults with a continuous current limit characteristic. Under a load fault condition, the output current cannot exceed the current limit value. Attempting to draw current that exceeds the current limit value causes the output voltage to be progressively reduced. Current is continuously supplied to the fault until it is removed. Upon removal of the fault, the output voltage will promptly recover.

Thermal Shutdown

Thermal shutdown protects the module internal circuitry against excessively high temperatures. A rise in temperature may be the result of a drop in airflow, a high ambient temperature, or a sustained current limit condition. If the junction temperature of the internal components exceeds 150°C, the module shuts down. This reduces the output voltage to zero. The module will start up automatically, by initiating a soft-start power up when the sensed temperature decreases 10°C below the thermal shutdown trip point.

Output On/Off Inhibit

For applications requiring output voltage on/off control, the PTH04070 power module incorporates an output on/off Inhibit control (pin 5). The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power module functions normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to Vin with respect to GND.

Figure 11 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit control has its own internal pullup to V_I potential. An open-collector or open-drain device is recommended to control this input.



Turning Q1 on applies a low voltage to the *Inhibit* control pin and disables the output of the module. If Q1 is then turned off, the module will execute a soft-start power-up sequence. A regulated output voltage is produced within 20 msec. Figure 12 shows the typical rise in the output voltage, following the turn off of Q1. The turn off of Q1 corresponds to the fall in the waveform, Q1 Vgs. The waveforms were measured with a 2-A resistive load.




Figure 11. On/Off Inhibit Control Circuit





Figure 12. Power Up Response From Inhibit Control




NOTES:

- A. All linear dimensions are in inches (mm).
 B. This drawing is subject to change without notice.
 C. 2 place decimals are ±0.030 (±0,76mm).
 D. 3 place decimals are ±0.010 (±0,25mm).

- E. Recommended keep out area for user components.
- Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate

EVE (R-PDSS-T5)

DOUBLE SIDED MODULE



NOTES:

- All linear dimensions are in inches (mm). This drawing is subject to change without notice. 2 place decimals are ±0.030 (±0,76mm). 3 place decimals are ±0.010 (±0,25mm).

- Recommended keep out area for user components.
- Power pin connection should utilize two or more vias to the interior power plane of 0.025 (0,63) I.D. per input ground and output pin (or the electrical equivalent).
- Paste screen opening: 0.080 (2,03) to 0.085 (2,16 Paste screen thickness: 0.006 (0,15).
- Pad type: Solder mask defined.

All pins: Material — Copper Alloy
Finish — Tin (100%) over Nickel plate
Solder Ball — See product data sheet.

J. Dimension prior to reflow solder.

