

# TPS82084 (2-A)/TPS82085 (3-A) 高效降压转换器 MicroSiP™模块

## 1 特性

- 薄型 MicroSiP™电源模块
- DCS-Control 拓扑
- 效率高达 95%
- 17 $\mu$ A 工作静态电流
- 40°C 至 125°C 工作温度范围
- 断续短路保护
- 2.5V 至 6V 输入电压范围
- 可调输出电压: 0.8V 至 V<sub>IN</sub>
- 可实现轻负载效率的省电模式
- 可实现最低压降的 100% 占空比
- 输出放电功能
- 电源正常状态输出
- 集成软启动，并支持预偏置启动
- 过热保护
- 符合 CISPR11 B 级要求
- 2.8mm x 3.0mm x 1.3mm 8 引脚 μSiL 封装

## 2 应用

- 光学模块
- 单板计算机
- 固态硬盘
- 地铁数据中心
- 音频/视频控制系统
- 雷达

## 3 说明

TPS82084/5 是经优化的 2A/3A 降压转换器 MicroSiP™模块，兼具小型解决方案尺寸和高效率优势。该电源模块集成有同步降压转换器和电感，可简化设计、减少外部元件并节省印刷电路板 (PCB) 面积。该器件采用紧凑的薄型封装，适合通过标准表面贴装设备进行自动组装。

为了最大限度地提高效率，该转换器以 2.4MHz 的标称开关频率工作在脉宽调制 (PWM) 模式下，并且会在轻负载电流时自动进入节能工作模式。在节能模式下，器件的工作静态电流典型值为 17 $\mu$ A。凭借 DCS-Control 拓扑，该器件可实现出色的负载瞬态性能和精确的输出稳压。器件的 EN 和 PG 引脚支持顺序配置，可带来灵活的系统设计。集成的软启动功能降低了输入电源需要提供的浪涌电流。过温保护和自动切断短路保护功能使得该解决方案稳健而可靠。

### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸 (标称值)
TPS82085	μSiL (8)	2.8mm x 3.0mm
TPS82084	μSiL (8)	2.8mm x 3.0mm

### 器件比较


器件型号	输出电流
TPS82084	2A
TPS82085	3A

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

### 1.8V 输出应用



### 1.8V 输出效率



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 [www.ti.com](http://www.ti.com)，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	<b>8</b>	<b>Application and Implementation</b>	<b>10</b>
<b>2</b>	<b>应用</b>	<b>1</b>	8.1	Application Information	10
<b>3</b>	<b>说明</b>	<b>1</b>	8.2	Typical Applications	10
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b>	<b>16</b>
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>10</b>	<b>Layout</b>	<b>16</b>
<b>6</b>	<b>Specifications</b>	<b>3</b>	10.1	Layout Guidelines	16
6.1	Absolute Maximum Ratings	3	10.2	Layout Example	16
6.2	ESD Ratings	3	10.3	Thermal Consideration	16
6.3	Recommend Operating Conditions	3	<b>11</b>	器件和文档支持	<b>17</b>
6.4	Thermal Information	4	11.1	器件支持	17
6.5	Electrical Characteristics	4	11.2	相关链接	17
6.6	Typical Characteristics	6	11.3	社区资源	17
<b>7</b>	<b>Detailed Description</b>	<b>7</b>	11.4	商标	17
7.1	Overview	7	11.5	静电放电警告	17
7.2	Functional Block Diagram	7	11.6	Glossary	17
7.3	Feature Description	7	<b>12</b>	机械、封装和可订购信息	<b>17</b>
7.4	Device Functional Modes	9	12.1	Tape and Reel Information	18

## 4 修订历史记录

<b>Changes from Revision C (September 2018) to Revision D</b>		<b>Page</b>
• 更正了标题中的器件编号		1
• Add the input voltage range for the output voltage discharge feature in <a href="#">Enable and Disable</a> .		9


<b>Changes from Revision B (April 2015) to Revision C</b>		<b>Page</b>
• 已添加 在此数据表中添加 TPS82084 器件		1
• Changed from $-40^{\circ}\text{C}$ to $-55^{\circ}\text{C}$ for storage temperature range		3
• Added thermal information for TPS82085EVM-672. Updated thermal metric value.		4
• 已添加 power save mode waveform diagram to <a href="#">Power Save Mode (PSM)</a>		8
• 已添加 typical value of the EN pin high/low level input voltage in <a href="#">Enable and Disable</a>		9
• 已添加 pg pin logic table in <a href="#">Power Good Output</a>		9
• 已添加 integrated inductor information in <a href="#">Application Information</a>		10
• 已添加 additional efficiency curves and a reference hyperlink to the BOM, 表 3		12
• 已添加 radiated emission performance graph		14

<b>Changes from Revision A (April 2015) to Revision B</b>		<b>Page</b>
• Changed the <a href="#">ESD Ratings</a> Charged device model (CDM) From: $\pm 500\text{ V}$ To: $\pm 1000\text{ V}$		3

<b>Changes from Original (October 2014) to Revision A</b>		<b>Page</b>
• 已将数据手册从 3 页产品预览更改为量产数据		1

## 5 Pin Configuration and Functions

**μSiL Package  
(Top View)**



### Pin Functions

<b>PIN</b>		<b>I/O</b>	<b>DESCRIPTION</b>
<b>NAME</b>	<b>NO.</b>		
EN	1	I	Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an internal pull-down resistor of typically 400 kΩ when the device is disabled.
PG	2	O	Power good open drain output pin. A pull-up resistor can be connected to any voltage less than 6V. Leave it open if it is not used.
VIN	3,4	PWR	Input voltage pin.
GND	5,6		Ground pin.
FB	7	I	Feedback reference pin. An external resistor divider connected to this pin programs the output voltage.
VOUT	8	PWR	Output voltage pin.
Exposed Thermal Pad			The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
Voltage at pins <sup>(2)</sup>	EN, PG, VIN, FB, VOUT	-0.3	7	V
Sink current	PG		1.0	mA
Module operating temperature range		-40	125	°C
Storage temperature range		-55	125	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

### 6.2 ESD Ratings

$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	<b>VALUE</b>	<b>UNIT</b>
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommend Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
$V_{IN}$	Input voltage range	2.5	6	V
$V_{PG}$	Power good pull-up resistor voltage		6	V

## Recommend Operating Conditions (continued)

Over operating free-air temperature range, unless otherwise noted.

		MIN	MAX	UNIT
$V_{OUT}$	Output voltage range	0.8	$V_{IN}$	V
$I_{OUT}$	Output current range, TPS82084 <sup>(1)</sup>	0	2	A
	Output current range, TPS82085 <sup>(1)</sup>	0	3	A
$T_J$	Module operating temperature range <sup>(1)</sup>	-40	125	°C

- (1) The module operating temperature range includes module self temperature rise and IC junction temperature rise. In applications where high power dissipation is present, the maximum operating temperature or maximum output current must be derated.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS82084/5SIL (JEDEC 51-5)	TPS82085EVM-672	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.6	46.6	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	30.1	n/a <sup>(2)</sup>	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.5	n/a <sup>(2)</sup>	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	0.1	
$\Psi_{JB}$	Junction-to-board characterization parameter	23.3	24.6	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	17.2	15.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#)

(2) Not applicable to an EVM

## 6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  and  $V_{IN} = 2.5\text{V}$  to  $6\text{V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$  and  $V_{IN} = 3.6\text{V}$ , unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$V_{IN}$	Input voltage range		2.5	6		V
$I_Q$	Quiescent current into $V_{IN}$	No load, device not switching $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , $V_{IN} = 2.5\text{ V}$ to $5.5\text{ V}$		17	25	µA
$I_{SD}$	Shutdown current into $V_{IN}$	EN = Low, $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , $V_{IN} = 2.5\text{ V}$ to $5.5\text{ V}$		0.7	5	µA
$V_{UVLO}$	Under voltage lock out threshold	$V_{IN}$ falling	2.1	2.2	2.3	V
		$V_{IN}$ rising	2.3	2.4	2.5	V
$T_{JSD}$	Thermal shutdown threshold	$T_J$ rising		150		°C
	Thermal shutdown hysteresis	$T_J$ falling		20		°C
<b>LOGIC INTERFACE EN</b>						
$V_{IH}$	High-level input voltage		1.0			V
$V_{IL}$	Low-level input voltage				0.4	V
$I_{lkg(EN)}$	Input leakage current into EN pin	EN = High		0.01	0.16	µA
$R_{PD}$	Pull-down resistance at EN pin	EN = Low		400		kΩ
<b>SOFT START, POWER GOOD</b>						
$t_{ss}$	Soft start time	Time from EN high to 95% of $V_{OUT}$ nominal		0.8		ms
$V_{PG}$	Power good threshold	$V_{OUT}$ rising, referenced to $V_{OUT}$ nominal	93%	95%	98%	
		$V_{OUT}$ falling, referenced to $V_{OUT}$ nominal	88%	90%	93%	
$V_{PG,OL}$	Low-level output voltage	$I_{sink} = 1\text{mA}$		0.4		V
$I_{lkg(PG)}$	Input leakage current into PG pin	$V_{PG} = 5\text{V}$		0.01	0.16	µA

## Electrical Characteristics (continued)

$T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$  and  $V_{IN} = 2.5\text{V}$  to  $6\text{V}$ . Typical values are at  $T_J = 25^\circ\text{C}$  and  $V_{IN} = 3.6\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>					
$V_{OUT}$	Output voltage range	0.8	$V_{IN}$		V
$V_{FB}$	PWM mode	792	800	808	mV
	PSM mode, $C_{OUT} = 22\ \mu\text{F}$	792	800	817	
$I_{Ikg(FB)}$	$V_{FB} = 0.8\ \text{V}$	0.01	0.1		$\mu\text{A}$
$R_{DIS}$	EN = Low, $V_{OUT} = 1.8\ \text{V}$	260			$\Omega$
	$I_{OUT} = 1\ \text{A}$ , $V_{IN} = 2.5\ \text{V}$ to $6\ \text{V}$	0.02			%/V
Line regulation	$I_{OUT} = 0.5\ \text{A}$ to $3\ \text{A}$	0.16			%/A
<b>POWER SWITCH</b>					
$R_{DS(on)}$	$I_{SW} = 500\ \text{mA}$	31	56		$\text{m}\Omega$
	$I_{SW} = 500\ \text{mA}$	23	45		$\text{m}\Omega$
$R_{DP}$	Dropout resistance	100% mode	69		$\text{m}\Omega$
$I_{LIMF}$	High-side FET switch current limit	TPS82085	3.7	4.6	5.5
		TPS82084		3.6	A
$f_{SW}$	$I_{OUT} = 1\ \text{A}$	2.4			MHz

## 6.6 Typical Characteristics




## 7 Detailed Description

### 7.1 Overview

The TPS82084/5 synchronous step-down converter power modules are based on DCS-Control™ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic, voltage and current mode control.

The DCS-Control™ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in PSM (Power Save Mode) at light load currents. In PWM, the converter operates with its nominal switching frequency of 2.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes using a single building block and therefore has a seamless transition from PWM to PSM without effects on the output voltage. The device offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Power Save Mode (PSM)

The device includes a fixed on-time ( $t_{ON}$ ) circuitry. This  $t_{ON}$ , in steady-state operation in PWM and PSM modes, is estimated as:

$$t_{ON} = 420 \text{ ns} \times \frac{V_{OUT}}{V_{IN}}$$


$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(1)

To maintain high efficiency at light loads, the device enters Power Save Mode seamlessly when the load current decreases. This happens when the load current becomes smaller than half the inductor's ripple current. In PSM, the converter operates with a reduced switching frequency and with a minimum quiescent current to maintain high efficiency. The on time in PSM is also based on the same  $t_{ON}$  circuitry. The switching frequency in PSM is shown in 公式 1.

## Feature Description (接下页)

In PSM, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22- $\mu$ F output capacitor.

During PAUSE period in PSM (shown in [图 4](#)), the device does not change the PG pin state nor does it detect an UVLO event, in order to achieve a minimum quiescent current and maintain high efficiency at light loads.



**图 4. Power Save Mode Waveform Diagram**

### 7.3.2 Low Dropout Operation (100% Duty Cycle)

The device offers a low input to output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times R_{DP} \quad (2)$$

Where

$R_{DP}$  = Resistance from  $V_{IN}$  to  $V_{OUT}$ , including high-side FET on-resistance and DC resistance of the inductor.

$V_{OUT(min)}$  = Minimum output voltage the load can accept.

### 7.3.3 Soft Startup

The device has an internal soft start circuit which ramps up the output voltage to the nominal voltage during a soft start time of typically 0.8ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to monotonically start into a pre-biased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

### 7.3.4 Switch Current Limit and Short Circuit Protection (Hiccup-Mode)

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a heavy load/shorted output circuit condition. If the inductor peak current reaches the switch current limit, the high-side FET is turned off and the low-side FET is turned on to ramp down the inductor current. Once this switch current limits is triggered 32 times, the devices stop switching and enables the output discharge. The devices then automatically start a new startup after a typical delay time of 66 $\mu$ s has passed. This is named HICCUP short circuit protection. The devices repeat this mode until the high load condition disappears.

### 7.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, which shuts down the devices at voltages lower than  $V_{UVLO}$  with a hysteresis of 200 mV.

### 7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds  $T_{JSD}$ . Once the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

## 7.4 Device Functional Modes

### 7.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High (typical 0.8 V). Accordingly, shutdown mode is forced if the EN pin is pulled Low (typical 0.7 V) with a shutdown current of typically 0.7  $\mu$ A. An internal resistor of 260  $\Omega$  discharges the output via the VOUT pin smoothly when the device is disabled. The output discharge function also works when thermal shutdown, undervoltage lockout or short circuit protection are triggered. The output discharge function stops working when the input voltage has decreased to around 0.5V.

An internal pull-down resistor of 400 k $\Omega$  is connected to the EN pin when the EN pin is Low. The pull-down resistor is disconnected when the EN pin is High.

### 7.4.2 Power Good Output

The device has a power good (PG) output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 6 V.

The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when it is not used. 表 1 shows the PG pin logic.

**表 1. PG Pin Logic**

	DEVICE CONDITIONS	LOGIC STATUS	
		HIGH Z	LOW
Enable	EN = High, $V_{FB} \geq V_{PG}$	✓	
	EN = High, $V_{FB} < V_{PG}$		✓
Shutdown	EN = Low		✓
Thermal Shutdown	$T_J > T_{JSD}$		✓
UVLO	$0.5 \text{ V} < V_{IN} < V_{UVLO}$		✓
Power Supply Removal	$V_{IN} \leq 0.5 \text{ V}$	✓	

## 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS82084/5 are synchronous step-down converter power modules whose output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

The required power inductor is integrated inside the TPS82084/5. The inductor is shielded and has an inductance of 0.47  $\mu$ H with approximately a +/- 20% tolerance. The TPS82084 and TPS82085 are pin-to-pin and BOM-to-BOM compatible, differing only in their rated output current.

### 8.2 Typical Applications

#### 8.2.1 1.2-V Output Application




图 5. 1.2-V Output Application

##### 8.2.1.1 Design Requirements

For this design example, use the input parameters shown in 表 2.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5 V to 6 V
Output voltage	1.2 V
Output ripple voltage	< 20 mV
Output current rating	3 A

表 3 lists the components used for the example.

表 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10µF, Ceramic Capacitor, 10V, X7R, size 0805, GRM21BR71A106KE51	Murata
C2	22µF, Ceramic Capacitor, 6.3V, X7R, size 0805, CL21B226MQQNNNE or 22µF, Ceramic Capacitor, 6.3V, X7S, size 0805, C2012X7S1A226M125AC	Samsung or TDK
R1	Depending on the output voltage, 1% accuracy	Std
R2	162kΩ, 1% accuracy	Std
R3	499kΩ, 1% accuracy	Std

### **8.2.1.2 Detailed Design Procedure**

#### **8.2.1.2.1 Setting the Output Voltage**

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

R2 should not be higher than 180 kΩ to achieve high efficiency at light load while providing acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy.  5 shows a recommended external resistor divider value for a 1.2-V output. Choose appropriate resistor values for other output voltages.

#### **8.2.1.2.2 Input and Output Capacitor Selection**

For best output and input voltage filtering, ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10-µF or larger input capacitor is required. The output capacitor value can range from 22 µF up to more than 150 µF. The recommended typical output capacitor value is 22µF. Values over 150 µF may be possible with a reduced load during startup in order to avoid triggering the Hiccup short circuit protection. A feed forward capacitor is not required for proper operation.

Ceramic capacitor has a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. Ensure that the input effective capacitance is at least 5µF and the output effective capacitance is at least 8µF.

### 8.2.1.3 Application Performance Curves

$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.2 \text{ V}$ , BOM = 表 3 unless otherwise noted.




图 6. Efficiency




图 7. Efficiency




图 8. Efficiency




图 9. Efficiency




图 10. Efficiency




图 11. Efficiency

$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.2 \text{ V}$ , BOM = 表 3 unless otherwise noted.




图 12. Efficiency




图 13. Efficiency




图 14. Thermal Derating








图 15. Thermal Derating



$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.2 \text{ V}$ , BOM = 表 3 unless otherwise noted.



$T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.2 \text{ V}$ , BOM = 表 3 unless otherwise noted.



## 9 Power Supply Recommendations

The devices are designed to operate from an input supply voltage range between 2.5 V and 6 V. The average input current of the TPS82084/5 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}} \quad (4)$$

Ensure that the power supply has a sufficient current rating for the application.

## 10 Layout

### 10.1 Layout Guidelines

- It is recommended to place all components as close as possible to the IC. Specially, the input capacitor placement must be closest to the VIN and GND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Refer to [图 30](#) for an example of component placement, routing and thermal design.
- The recommended land pattern for the TPS82084/5 is shown at the end of this data sheet. For best manufacturing results, it is important to create the pads as solder mask defined (SMD). This keeps each pad the same size and avoids solder pulling the device during reflow.

### 10.2 Layout Example




图 30. TPS82084/5 PCB Layout

### 10.3 Thermal Consideration

The TPS82084/5's output current needs to be derated when the device operates in a high ambient temperature or deliver high output power. The amount of current derated is dependent upon the input voltage, output power, PCB layout design and environmental thermal condition.

The TPS82084/5 module temperature must be kept less than the maximum rating of 125°C. Three basic approaches for enhancing thermal performance are listed below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.

To estimate approximate module temperature of TPS82084/5, apply the typical efficiency stated in this datasheet to the desired application condition for the module power dissipation, then calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: [SZZA017](#) and [SPRA953](#).

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

**表 4. 相关链接**

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
TPS82085	<a href="#">请单击此处</a>				
TPS82084	<a href="#">请单击此处</a>				

### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 商标

MicroSiP, DCS-Control, E2E are trademarks of Texas Instruments.

### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.6 Glossary


#### [SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.


## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。


## 12.1 Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82084SILR	uSIP	SIL	8	3000	330.0	12.4	3.0	3.2	1.45	4.0	12.0	Q1
TPS82084SILT	uSIP	SIL	8	250	178.0	13.2	3.0	3.2	1.45	4.0	12.0	Q1
TPS82085SILR	uSIP	SIL	8	3000	330.0	12.4	3.0	3.2	1.45	4.0	12.0	Q1
TPS82085SILT	uSIP	SIL	8	250	178.0	13.2	3.0	3.2	1.45	4.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


<b>Device</b>	<b>Package Type</b>	<b>Package Drawing</b>	<b>Pins</b>	<b>SPQ</b>	<b>Length (mm)</b>	<b>Width (mm)</b>	<b>Height (mm)</b>
TPS82084SILR	uSiP	SIL	8	3000	383	353	58
TPS82084SILT	uSiP	SIL	8	250	223	194	35
TPS82085SILR	uSiP	SIL	8	3000	383	353	58
TPS82085SILT	uSiP	SIL	8	250	223	194	35

**SIL0008C**

**PACKAGE OUTLINE**
**MicroSiP™ - 1.33 mm max height**

MICRO SYSTEM IN PACKAGE



4221448/D 04/2015

MicroSiP is a trademark of Texas Instruments

## NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Pick and place nozzle  $\phi$  1.3 mm or smaller recommended.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT


**SIL0008C**

**MicroSiP™ - 1.33 mm max height**

MICRO SYSTEM IN PACKAGE



LAND PATTERN EXAMPLE  
SOLDER MASK DEFINED  
SCALE:20X



4221448/D 04/2015


NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

## EXAMPLE STENCIL DESIGN

**SIL0008C**
**MicroSiP™ - 1.33 mm max height**

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS82084SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	1D	<span style="background-color: red; color: white;">Samples</span>
TPS82084SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 125	1D	<span style="background-color: red; color: white;">Samples</span>
TPS82085SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	GE	<span style="background-color: red; color: white;">Samples</span>
TPS82085SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	GE	<span style="background-color: red; color: white;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

## PACKAGE OPTION ADDENDUM

17-Feb-2021

---

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的所有索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](http://ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2021 德州仪器半导体技术（上海）有限公司