

## 36V Low Power Dual Differential Comparators

### Features


- Wide Single-supply Voltage Range or Dual Supplies: +2.5 V to +36 V or  $\pm 1.25$  V to  $\pm 18$  V
- Very Low Supply Current (150  $\mu$ A/ch) Independent of Supply Voltage(0.75 mW/comparator at +5 V)
- Low Input Bias Current: 4 nA typ.
- Low Offset Voltage:  $\pm 3.0$  mV Max
- Input Common-mode Voltage Range Includes Ground
- Internal Differential Input Voltage Range Equal to The Supply Voltage
- TTL, DTL, ECL, MOS, CMOS compatible Outputs
- ESD Clamps on the Inputs Increase the Ruggedness of the Device Without Affecting Performance
- Low Output Saturation
- $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Operation Range
- ESD Rating:  
Robust 4KV – HBM, 2KV – CDM
- High Performance Drop-In Compatible With 339, 339, 393, 2901 Series Product

### Applications

- High-speed Line or Digital Line Receivers
- High Speed Sampling Circuits
- Peak and Zero-crossing Detectors
- Threshold Detectors/Discriminators
- Sensing at Ground or Supply Line

### Pin Configuration (Top View)

SOIC/DFN/TSSOP



### Description

The devices in this series consist of dual/quad independent single or dual supply voltage comparators on a single monolithic substrate. The common mode input voltage range includes ground even when operated from a single supply, and the low power supply current drain makes these comparators suitable for battery operation. These types were designed to directly interface with TTL and CMOS, Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

The LM393A is dual channel version available in 8-pin SOP package. All devices are specified for the temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.

## 36V Low Power Dual Differential Comparators

## Order Information

Model Name	Order Number	Package	MSL Level	Transport Media, Quantity	Marking Information
LM393A	LM393A-SR	8-Pin SOP	3	Tape and Reel, 4,000	393A
LM393A	LM393A-DFGR	8-Pin DFN	3	Tape and Reel, 3,000	93A
LM393A	LM393A-TSR	8-Pin TSSOP	3	Tape and Reel, 3,000	393A

## Thermal Information

Package	R <sub>θJA</sub>	R <sub>θJC</sub>	Unit
8-Pin SOP	112.40	64.12	°C/W
8-Pin DFN	103	55	°C/W
8-Pin TSSOP	152.5	51	°C/W

Absolute Maximum Ratings Note 1

Supply Voltage:  $V^+ - V^-$  ..... 42V  
 Input Voltage .....  $V^- - 0.3$  to  $V^+ + 0.3$   
 Input Current:  $+I_N$ ,  $-I_N$ , Note 2 .....  $\pm 20$ mA  
 Output Current:  $I_{OUT}$  .....  $\pm 20$ mA  
 Output Short-Circuit Duration Note 3 ..... Infinite

Operating Temperature Range .....  $-40^\circ\text{C}$  to  $125^\circ\text{C}$   
 Maximum Junction Temperature .....  $150^\circ\text{C}$   
 Storage Temperature Range .....  $-65^\circ\text{C}$  to  $150^\circ\text{C}$   
 Lead Temperature (Soldering, 10 sec) .....  $260^\circ\text{C}$

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

## ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
--------	-----------	-----------	---------------	------

**36V Low Power Dual Differential Comparators**

HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001	4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002	2	kV

## 36V Low Power Dual Differential Comparators

## Electrical Characteristics

The ● denotes the specifications which apply over the full operating temperature range(-40°C ~ +125°C), otherwise specifications are at  $T_A = 27^\circ\text{C}$ .  $V_{DD} = +5\text{V}$ ,  $V_{IN+} = V_{DD}$ ,  $V_{IN-} = 1.4\text{V}$ ,  $R_{PU} = 10\text{k}\Omega$ ,  $C_L = 15\text{pF}$ .

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{DD}$	Supply Voltage		●	2.5		36	V
$V_{OS}$	Input Offset Voltage <sup>Note 1</sup>	$V_{CC} = 5\text{ V to MAX}$ , $V_{IC} = V_{ICR}(\text{min})$ , $V_O = 1.4\text{V}$ , -40°C ~ +125°C	●	-6	±0.6	+6	mV
$I_B$	Input Bias Current	$V_O = 1.4\text{V}$			4		nA
$I_{OS}$	Input offset Current	$V_O = 1.4\text{V}$			1		nA
$C_{IN}$	Input Capacitance	Differential Common Mode			2.5 5		pF
$V_{CM}$	Common-mode Input Voltage Range	25°C		0		$V_{DD}-1.5$	V
		-40°C ~ +125°C	●	0		$V_{DD}-2$	V
$A_{VD}$	Large-signal Differential-voltage Amplification	$V_{CC} = 15\text{ V}$ , $V_O = 1.4\text{ V to } 11.4\text{ V}$ , $R_L \geq 15\text{ k}\Omega$ to $V_{CC}$		50	400		V/mV
$I_{OH}$	High-level Output Current	$V_{OH} = 5\text{ V}$ , $V_{ID} = 1\text{ V}$			25	200	nA
		$V_{OH} = 36\text{ V}$ , $V_{ID} = 1\text{ V}$	●			7	μA
$V_{OL}$	Low-Level Output Voltage	$I_{OL} = 4\text{mA}$ , $V_{ID} = -1\text{V}$			250	400	mV
			●			500	mV
$I_{OL}$	Low-level Output Current	$V_{OL} = 1.5\text{ V}$ , $V_{ID} = -1\text{ V}$		10			mA
$I_Q$	Quiescent Current per Comparator	$V_{CC} = 5\text{ V}$			150	300	μA
		$V_{CC} = 36\text{ V}$			150	300	μA
$t_{RT}$	Response time	$R_L$ connected to 5 V through 5.1 kΩ, $C_L = 15\text{ pF}$ , See Note 3			2		μs
					0.5		

**Note 1:** The input offset voltage is the average of the input-referred trip points.


## 36V Low Power Dual Differential Comparators

## Typical Performance Characteristics

$V_S = +5V$ ,  $V_{CM} = 0V$ ,  $R_L = \text{Open}$ , unless otherwise specified.



Supply Current vs. Supply Voltage

(Dual channel)




Response Time for Various Input Overdrives – Positive

Transition


Response Time For Various Input Overdrives  
- Negative Transition

Negative Output Swing vs. Sink Current




### 36V Low Power Dual Differential Comparators

#### Block Diagram



Block Diagram



Response Time Test Circuit

#### Pin Functions

**-IN:** Inverting Input of the Comparator. Voltage range of this pin can go from  $V^-$  to  $V^+ - 1.5V$ .

**+IN:** Non-Inverting Input of Comparator. This pin has the same voltage range as -IN.

**V+ ( $V_{DD}$ ):** Positive Power Supply. Typically the voltage is from 2.5V to 36V. Split supplies are possible as long as the voltage between V+ and V- is between 2.5V and 36V. A bypass capacitor of 0.1 $\mu$ F as close to the part as possible should be used between power supply pins or between supply pins and ground.

**V- ( $V_{SS}$ ):** Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V+ and V- is from 2.5V to 36V. If it is not connected to ground, bypass it with a capacitor of 0.1 $\mu$ F as close to the part as possible.

**OUT:** Comparator Output. The voltage range extends to within millivolts of each supply rail.

#### Operation

The LM393A family single-supply comparators feature high speed, and low power. Input signal range extends beyond the negative and positive power supplies. The output can even extend all the way to the negative supply. The input

深圳市中远芯科技有限公司 手机:18923863610 QQ:760705641 邮箱: zyx801@szyxkj.com

## 36V Low Power Dual Differential Comparators

stage is active over different ranges of common mode input voltage. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment.

### Applications Information

#### Inputs

The LM393A comparator family uses CMOS transistors at the input which prevent phase inversion when the input pins exceed the supply voltages. Figure 1 shows an input voltage exceeding both supplies with no resulting phase inversion.




Figure 1. Comparator Response to Input Voltage

The electrostatic discharge (ESD) protection input structure of two back-to-back diodes and 1kΩ series resistors are used to limit the differential input voltage applied to the precision input of the comparator by clamping input voltages that exceed supply voltages, as shown in Figure 2. Large differential voltages exceeding the supply voltage should be avoided to prevent damage to the input stage.




Figure 2. Equivalent Input Structure


#### External Hysteresis

Greater flexibility in selecting hysteresis is achieved by using external resistors. Hysteresis reduces output chattering when one input is slowly moving past the other. It also helps in systems where it is best not to cycle between high and low states too frequently (e.g., air conditioner thermostatic control). Output chatter also increases the dynamic supply current.

#### Non-Inverting Comparator with Hysteresis

## 36V Low Power Dual Differential Comparators

A non-inverting comparator with hysteresis requires a two-resistor network, as shown in Figure 3 and a voltage reference ( $V_r$ ) at the inverting input.



**Figure 3. Non-Inverting Configuration with Hysteresis**

When  $V_i$  is low, the output is also low. For the output to switch from low to high,  $V_i$  must rise up to  $V_{tr}$ . When  $V_i$  is high, the output is also high. In order for the comparator to switch back to a low state,  $V_i$  must equal  $V_{tf}$  before the non-inverting input  $V_+$  is again equal to  $V_r$ .

$$V_r = \frac{R_2}{R_1 + R_2} V_{tr}$$

$$V_r = (V_{DD} - V_{tf}) \frac{R_1}{R_1 + R_2} + V_{tf}$$


$$V_{tr} = \frac{R_1 + R_2}{R_2} V_r$$

$$V_{tf} = \frac{R_1 + R_2}{R_2} V_r - \frac{R_1}{R_2} V_{DD}$$

$$V_{hyst} = V_{tr} - V_{tf} = \frac{R_1}{R_2} V_{DD}$$

### Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage ( $V_{DD}$ ), as shown in Figure 4.



**Figure 4. Inverting Configuration with Hysteresis**

When  $V_i$  is greater than  $V_+$ , the output voltage is low. In this case, the three network resistors can be presented as paralleled resistor  $R_2 \parallel R_3$  in series with  $R_1$ . When  $V_i$  at the inverting input is less than  $V_+$ , the output voltage is high. The three network resistors can be represented as  $R_1 \parallel R_3$  in series with  $R_2$ .

$$V_{tr} = \frac{R_2}{R_1 \parallel R_3 + R_2} V_{DD}$$

$$V_{tf} = \frac{R_2 \parallel R_3}{R_2 \parallel R_3 + R_1} V_{DD}$$



## 36V Low Power Dual Differential Comparators

$$V_{\text{hyst}} = V_{\text{tr}} - V_{\text{tf}} = \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_3} V_{\text{DD}}$$

### Low Input Bias Current

The LM393A family is a CMOS comparator family and features very low input bias current in pA range. The low input bias current allows the comparators to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on “PCB Surface Leakage” for more details.

### PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5pA of current to flow, which is greater than the LM393A's input bias current at +27°C ( $\pm 6\text{pA}$ , typical). It is recommended to use multi-layer PCB layout and route the comparator's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 5 for Inverting configuration application.

#### 1. For Non-Inverting Configuration:

- Connect the non-inverting pin ( $V_{\text{IN}+}$ ) to the input with a wire that does not touch the PCB surface.
- Connect the guard ring to the inverting input pin ( $V_{\text{IN}-}$ ). This biases the guard ring to the same reference as the comparator.

#### 2. For Inverting Configuration:

- Connect the guard ring to the non-inverting input pin ( $V_{\text{IN}+}$ ). This biases the guard ring to the same reference voltage as the comparator (e.g.,  $V_{\text{DD}}/2$  or ground).
- Connect the inverting pin ( $V_{\text{IN}-}$ ) to the input with a wire that does not touch the PCB surface.




Figure 5. Example Guard Ring Layout for Inverting Comparator

### Ground Sensing and Rail to Rail Output

The LM393A family implements a rail-to-rail topology that is capable of swinging to within 10mV of either rail. Since the inputs can go 300mV beyond either rail, the comparator can easily perform ‘true ground’ sensing.

The maximum output current is a function of total supply voltage. As the supply voltage of the comparator increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit condition. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

### ESD

The LM393A family has reverse-biased ESD protection diodes on all inputs and output. Input and output pins can not be biased more than 300mV beyond either supply rail.

## 36V Low Power Dual Differential Comparators

### Power Supply Layout and Bypass

The LM393A family's power supply pin should have a local bypass capacitor (i.e., 0.01 $\mu$ F to 0.1 $\mu$ F) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e., 1 $\mu$ F or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Good ground layout improves performance by decreasing the amount of stray capacitance and noise at the comparator's inputs and outputs. To decrease stray capacitance, minimize PCB lengths and resistor leads, and place external components as close to the comparator's pins as possible.

### Proper Board Layout

The LM393A family is a series of fast-switching, high-speed comparator and requires high-speed layout considerations. For best results, the following layout guidelines should be followed:

1. Use a printed circuit board (PCB) with a good, unbroken low-inductance ground plane.
2. Place a decoupling capacitor (0.1 $\mu$ F ceramic, surface-mount capacitor) as close as possible to supply.
3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
4. Solder the device directly to the PCB rather than using a socket.
5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when the impedance is low. The topside ground plane should be placed between the output and inputs.
6. The ground pin ground trace should run under the device up to the bypass capacitor, thus shielding the inputs from the outputs.

### Typical Applications

#### IR Receiver

The LM393A is an ideal candidate to be used as an infrared receiver shown in Figure 6. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across  $R_D$ . When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions. Optional  $R_o$  provides additional hysteresis for noise immunity.




Figure 6. IR Receiver

#### Relaxation Oscillator

A relaxation oscillator using LM393A is shown in Figure 7. Resistors  $R_1$  and  $R_2$  set the bias point at the comparator's inverting input. The period of oscillator is set by the time constant of  $R_4$  and  $C_1$ . The maximum frequency is limited by

## 36V Low Power Dual Differential Comparators

the large signal propagation delay of the comparator. LM393A's low propagation delay guarantees the high frequency oscillation.

If the inverted input ( $V_{C1}$ ) is lower than the non-inverting input ( $V_A$ ), the output is high which charges  $C_1$  through  $R_4$  until  $V_{C1}$  is equal to  $V_A$ . The value of  $V_A$  at this point is

$$V_{A1} = \frac{V_{DD} \cdot R_2}{R_1 \parallel R_3 + R_2}$$

At this point the comparator switches pulling down the output to the negative rail. The value of  $V_A$  at this point is

$$V_{A2} = \frac{V_{DD} \cdot R_2 \parallel R_3}{R_1 + R_2 \parallel R_3}$$

If  $R_1=R_2=R_3$ , then  $V_{A1}=2V_{DD}/3$ , and  $V_{A2}=V_{DD}/3$

The capacitor  $C_1$  now discharges through  $R_4$ , and the voltage  $V_C$  decreases till it is equal to  $V_{A2}$ , at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge  $C_1$  from  $2V_{DD}/3$  to  $V_{DD}/3$ . Hence the frequency is:

$$\text{Freq} = \frac{1}{2 \cdot \ln 2 \cdot R_4 \cdot C_1}$$




Figure 7. Relaxation Oscillator

### Windowed Comparator

Figure 8 shows one approach to designing a windowed comparator using a single LM393A chip. Choose different thresholds by changing the values of  $R_1$ ,  $R_2$ , and  $R_3$ . OutA provides an active-low undervoltage indication, and OutB gives an active-low overvoltage indication. ANDing the two outputs provides an active-high, power-good signal. When input voltage  $V_i$  reaches the overvoltage threshold  $V_{OH}$ , the OutB gets low. Once  $V_i$  falls to the undervoltage threshold  $V_{UH}$ , the OutA gets low. When  $V_{UH} < V_i < V_{OH}$ , the AND Gate gets high.

$$V_{OH} = V_r \cdot (R_1 + R_2 + R_3) / R_1$$

$$V_{UH} = V_r \cdot (R_1 + R_2 + R_3) / (R_1 + R_2)$$

## 36V Low Power Dual Differential Comparators





Figure 8. Windowed Comparator

## 36V Low Power Dual Differential Comparators

## Tape And Reel Information




Order Number	Package	D1	W1	A0	B0	K0	P0	W0	Pin1 Quadrant
LM393A-SR	8-Pin SOP	330.0	17.6	6.4	5.4	2.1	8.0	12.0	Q1
LM393A-DFGR	8-Pin DFN	180.0	13.1	2.3	2.3	1.1	4.0	8.0	Q2
LM393A-TSR	8-Pin TSSOP	330.0	17.6	6.8	3.3	1.2	8.0	12.0	Q1

## 36V Low Power Dual Differential Comparators

## Package Outline Dimensions

## SO-8 (SOIC-8)




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
e	1.270(BSC)		0.050(BSC)	
L	0.400	0.800	0.016	0.031
$\theta$	0°	8°	0°	8°


## 36V Low Power Dual Differential Comparators

## Package Outline Dimensions


## DFN-8



TOP VIEW



BOTTOM VIEW




SIDE VIEW

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Norm.		Norm.	
A	0.550+/-0.050		0.022+/-0.002	
A1	0.000	0.050	0.000	0.002
A3	0.152REF.		0.006REF.	
D	2.000+/-0.100		0.079+/-0.004	
E	2.000+/-0.100		0.079+/-0.004	
D1	1.700+/-0.100		0.067+/-0.004	
E1	0.900+/-0.100		0.035+/-0.004	
k	0.200MIN.		0.008MIN.	
b	0.200+/-0.050		0.008+/-0.002	
e	0.500TYP.		0.020TYP.	
L	0.300+/-0.050		0.012+/-0.002	

## 36V Low Power Dual Differential Comparators

## Package Outline Dimensions

## TSSOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
e	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65 (BSC)		0.026 (BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°



## 36V Low Power Dual Differential Comparators

## Revision History

Table 1.

Date	Revision	Notes
2018/9/1	1.0	Version 1.0
2018/10/12	1.1	Update thermal information
2018/10/15	1.2	Update thermal information
2018/12/25	1.3	Correct mark information.
2018/3/11	1.4	Update SOP8 package information.
2019/4/15	1.5	Remove Quad channel information
2019/7/15	1.6	Remove Input Offset Voltage under room temperature
2020/2/19	1.7	Add DFN package
2020/2/24	1.8	Add TSSOP package
2021/1/11	1.9	Add block diagram, and los parameter
2021/1/18	1.10	Update tape reel and package information of DFN package.