







ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0V$, $T_A=T_{Low}$ to T_{High} , unless otherwise specified.)

Characteristics	Symbol	Min	Typ	Max	Unit
OSCILLATOR					
Frequency ($V_{Pin5}=0V$, $C_T=1.0nF$, $T_A=25^\circ C$)	f_{osc}	24	33	42	kHz
Charge current ($V_{CC}=5.0V$ to $40V$, $T_A=25^\circ C$)	I_{chg}	24	35	42	μA
Discharge current ($V_{CC}=5.0V$ to $40V$, $T_A=25^\circ C$)	I_{dischg}	140	220	260	μA
Discharge-to-charge current ratio (Pin7 to V_{CC} , $T_A=25^\circ C$)	I_{dischg}/I_{chg}	5.2	6.5	7.5	-
Current limit sense voltage ($I_{chg}=I_{dischg}$, $T_A=25^\circ C$)	$V_{lpk(sense)}$	250	300	350	mV
OUTPUT SWITCH (Note 2)					
Saturation voltage, Darlington connection $I_{Sw}=1.0A$, Pins1, 8 connected	$V_{CE(sat)}$	-	1.0	1.3	V
Saturation voltage, Darlington connection ($I_{Sw}=1.0A$, $R_{Pin8}=82\Omega$ to V_{CC} , forced $\beta=20$)	$V_{CE(sat)}$	-	0.45	0.7	V
DC current gain ($I_{Sw}=1.0A$, $V_{CE}=5.0$, $T_A=25^\circ C$)	h_{FE}	50	75	-	-
Collector off-state current ($V_{CE}=40V$)	$I_{C(off)}$	-	1.0	100	μA
COMPARATOR					
Threshold voltage	V_{th}	1.225 1.21	1.25 -	1.275 1.29	V
Threshold voltage line regulation ($V_{CC}=3.0V$ to $40V$)	Reg_{line}	-	1.4	5.0	mV
Input bias current ($V_{in}=0V$)	I_{IB}	-	-20	-400	nA
TOTAL DEVICE					
Supply current ($V_{CC}=5.0V$ to $40V$, $C_T=1.0nF$, Pin7= V_{CC} , $V_{Pin5}>V_{th}$, Pin2 =Gnd, remaining pins - open	I_{CC}	-	-	4.0	mA

Notes:

1. Maximum package power dissipation limits must be observed.
2. Low duty cycle pulse techniques are used during the test to maintain the junction temperature as close to the ambient temperature as possible.

TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATION INFORMATION

Fig.1. Step-up converter






Fig.2. External current boost connections for $I_{C\ Peak}$ greater than 1.5A

2a. External NPN switch



2b. External NPN saturated switch



Note: $R \rightarrow 0$ at constant V_{IN}

Fig.3. Step-down Converter




Fig.4. External current boost connections for $I_{C\ Peak}$ greater than 1.5A

4a. External NPN switch

4b. External PNP saturated switch




Fig.5. Voltage inverting converter






Fig.6. External current boost connections for $I_{C\ Peak}$ greater than 1.5A

6a. External NPN switch



6b. External PNP saturated switch



DESIGN FORMULA

Calculation	Step-up	Step-down	Voltage-inverting
t_{on}	$\frac{V_{out} + V_F - V_{in(min)}}{V_{in(min)} - V_{sat}}$	$\frac{V_{out} + V_F}{V_{in(min)} - V_{sat} - V_{out}}$	$\frac{ V_{out} + V_F}{V_{in} + V_{sat}}$
$(t_{on} + t_{off})_{max}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$
C_T	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$
$I_{pk(switch)}$	$2I_{out(max)} \left(\frac{t_{on}}{t_{off}} + 1 \right)$	$2I_{out(max)}$	$2I_{out(max)} \left(\frac{t_{on}}{t_{off}} + 1 \right)$
R_{sc}	$0.3/I_{pk(Switch)}$	$0.3/I_{pk(Switch)}$	$0.3/I_{pk(Switch)}$
$L_{(min)}$	$\left(\frac{V_{in(min)} - V_{sat}}{I_{pk(switch)}} \right) \times t_{on(max)}$	$\left(\frac{V_{in(min)} - V_{sat} - V_{out}}{I_{pk(switch)}} \right) \times t_{on(max)}$	$\left(\frac{V_{in(min)} - V_{sat}}{I_{pk(switch)}} \right) \times t_{on(max)}$
C_o	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$	$\frac{I_{pk(switch)} (t_{on} + t_{off})}{8V_{ripple(pp)}}$	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$

TERMS AND DEFINITIONS

V_{sat} – Saturation voltage of the output switch.

V_F – Forward voltage drop of the output rectifier.





The following power supply characteristics must be chosen:

V_{in} – Nominal input voltage.

V_{out} – Desired output voltage, $|V_{out}| = 1.25 \left(1 + \frac{R_2}{R_1} \right)$

f_{min} – Minimum desired output switching frequency at the selected values of V_{in} and I_{out} .

$V_{ripple(p-p)}$ – Desired peak-to-peak output ripple voltage. In practice, the calculated capacitor value will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	--	--	1.65
A1	0.10	--	0.25
A2	1.40	1.42	1.50
A3	0.60	0.65	0.70
b	0.33	--	0.47
b1	0.32	0.41	0.44
c	0.20	--	0.24
c1	0.19	0.20	0.21
D	4.80	4.90	5.00
E	5.90	6.00	6.20
E1	3.85	3.90	4.00
e	1.27(BSC)		
L	0.50	0.60	0.70
L1	1.05(BSC)		
θ 1	6°	~	12°
θ 2	6°	~	12°
θ 3	5°	~	10°
θ 4	5°	~	10°
θ 5	0°	~	6°