



CD4011

Quad 2-input Nand Gate

Product Specification

Specification Revision History:

Version	Date	Description
2019-05-A1	2019-05	New
2021-10-A2	2021-10	Modify Ordering Information



1、General Description

The CD4011 is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance.

It operates over a recommended V_{DD} power supply range of 3V to 15V referenced to V_{SS} (usually ground).

Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

Features:

- Wide supply voltage range from 3V to 15V
- Fully static operation
- 5V, 10V, and 15V parametric ratings
- Standardized symmetrical output characteristics
- Inputs and outputs are protected against electrostatic effects
- Specified from -40°C to +85°C
- Packaging information: DIP14/SOP14/TSSOP14

Ordering Information:

Tube packing specifications:

Type number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Packing box number	Packing quantity	Notes
CD4011DA.TB	DIP14	CD4011	25 PCS/tube	40 tube/box	1000 PCS/box	10 box/pack	10000 PCS/pack	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
CD4011SA.TB	SOP14	CD4011	50 PCS/tube	200 tube/box	10000 PCS/box	5 box/pack	50000 PCS/pack	Dimensions of plastic enclosure: 8.7mm×3.9mm Pin spacing: 1.27mm
CD4011TA.TB	TSSOP14	CD4011	94 PCS/tube	200 tube/box	18800 PCS/box	10 box/pack	188000 PCS/pack	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

**Reel packing specifications:**

Type number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Packing quantity	Notes
CD4011SA.TR	SOP14	CD4011	4000 PCS/reel	8000 PCS/box	64000 PCS/pack	Dimensions of plastic enclosure: 8.7mm×3.9mm Pin spacing: 1.27mm
CD4011TA.TR	TSSOP14	CD4011	3000 PCS/reel	6000 PCS/box	48000 PCS/pack	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram





Figure 1. Functional diagram



Figure 2. Logic diagram (one gate)

2.2、Pin Configurations





2.3、Pin Description

Pin No.	Pin Name	Description
1	1A	data input
2	1B	data input
3	1Y	data output
4	2Y	data output
5	2A	data input
6	2B	data input
7	V _{SS}	ground (0V)
8	3A	data input
9	3B	data input
10	3Y	data output
11	4Y	data output
12	4A	data input
13	4B	data input
14	V _{DD}	supply voltage

2.4、Function Table

Input		Output
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

Note: H=HIGH voltage level; L=LOW voltage level.

3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to V_{SS} (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V _{DD}	-	-0.5	+18	V
DC input current	I _{IK}	any one input	-	±10	mA
input voltage	V _I	all inputs	-0.5	V _{DD} +0.5	V
storage temperature	T _{stg}	-	-65	+150	°C
total power dissipation	P _{tot}	-	-	500	mW
device dissipation	P	per output transistor	-	100	mW
Soldering temperature	T _L	10s	DIP	245	°C
			SOP	250	

Note:

[1] For DIP14 packages: above 70°C the value of P_{tot} derates linearly with 12mW/K.

[2] For SOP14 packages: above 70°C the value of P_{tot} derates linearly with 8mW/K.

[3] For (T)SSOP14 packages: above 60°C the value of P_{tot} derates linearly with 5.5mW/K.

**3.2、Recommended Operating Conditions**

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{DD}	-	3	-	15	V
ambient temperature	T_{amb}	in free air	-40	-	+85	°C

3.3、Electrical Characteristics**3.3.1、DC Characteristics 1**(T_{amb}=25°C, voltages are referenced to V_{SS} (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions (V)			T _{amb} =25°C			Unit
		V _O	V _{IN}	V _{DD}	Min.	Typ.	Max.	
supply current	I_{DD}	-	0, 5	5	-	0.01	0.25	uA
		-	0, 10	10	-	0.01	0.5	uA
		-	0, 15	15	-	0.01	1	uA
LOW-level output current	I_{OL}	0.4	0, 5	5	0.51	1	-	mA
		0.5	0, 10	10	1.3	2.6	-	mA
		1.5	0, 15	15	3.4	6.8	-	mA
HIGH-level output current	I_{OH}	4.6	0, 5	5	-0.51	-1	-	mA
		2.5	0, 5	5	-1.6	-3.2	-	mA
		9.5	0, 10	10	-1.3	-2.6	-	mA
		13.5	0, 15	15	-3.4	-6.8	-	mA
LOW-level output voltage	V_{OL}	-	0, 5	5	-	0	0.05	V
		-	0, 10	10	-	0	0.05	V
		-	0, 15	15	-	0	0.05	V
HIGH-level output voltage	V_{OH}	-	0, 5	5	4.95	5	-	V
		-	0, 10	10	9.95	10	-	V
		-	0, 15	15	14.95	15	-	V
LOW-level input voltage	V_{IL}	4.5	-	5	-	-	1.5	V
		9	-	10	-	-	3	V
		13.5	-	15	-	-	4	V
HIGH-level input voltage	V_{IH}	0.5, 4.5	-	5	3.5	-	-	V
		1, 9	-	10	7	-	-	V
		1.5, 13.5	-	15	11	-	-	V
input leakage current	I_I	-	0, 15	15	-	±10 ⁻⁵	±0.1	uA

**3.3.2、DC Characteristics 2**(T_{amb}=-40°C to +85°C, voltages are referenced to V_{SS} (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions (V)			T _{amb} =-40°C		T _{amb} =+85°C		Unit
		V _O	V _{IN}	V _{DD}	Min.	Max.	Min.	Max.	
supply current	I _{DD}	-	0, 5	5	-	0.25	-	7.5	uA
		-	0, 10	10	-	0.5	-	15	uA
		-	0, 15	15	-	1	-	30	uA
LOW-level output current	I _{OL}	0.4	0, 5	5	0.61	-	0.42	-	mA
		0.5	0, 10	10	1.5	-	1.1	-	mA
		1.5	0, 15	15	4	-	2.8	-	mA
HIGH-level output current	I _{OH}	4.6	0, 5	5	-0.61	-	-0.42	-	mA
		2.5	0, 5	5	-1.8	-	-1.3	-	mA
		9.5	0, 10	10	-1.5	-	-1.1	-	mA
		13.5	0, 15	15	-4	-	-2.8	-	mA
LOW-level output voltage	V _{OL}	-	0, 5	5	-	0.05	-	0.05	V
		-	0, 10	10	-	0.05	-	0.05	V
		-	0, 15	15	-	0.05	-	0.05	V
HIGH-level output voltage	V _{OH}	-	0, 5	5	4.95	-	4.95	-	V
		-	0, 10	10	9.95	-	9.95	-	V
		-	0, 15	15	14.95	-	14.95	-	V
LOW-level input voltage	V _{IL}	4.5	-	5	-	1.5	-	1.5	V
		9	-	10	-	3	-	3	V
		13.5	-	15	-	4	-	4	V
HIGH-level input voltage	V _{IH}	0.5, 4.5	-	5	3.5	-	3.5	-	V
		1, 9	-	10	7	-	7	-	V
		1.5, 13.5	-	15	11	-	11	-	V
input leakage current	I _I	-	0, 15	15	-	±0.1	-	±1	uA

3.3.3、AC Characteristics(T_{amb}=25°C, V_{SS}=0V, t_r, t_f=20ns, C_L=50pF, R_L=200kΩ, unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
propagation delay time	t _{PHL} , t _{PLH}	see Figure 4	V _{DD} =5V	-	125	250	ns
			V _{DD} =10V	-	60	120	ns
			V _{DD} =15V	-	45	90	ns
transition time	t _{THL} , t _{TLH}	see Figure 4	V _{DD} =5V	-	100	200	ns
			V _{DD} =10V	-	50	100	ns
			V _{DD} =15V	-	40	80	ns
input capacitance	C _I	any input		-	5	7.5	pF



4、Testing Circuit

4.1、AC Testing Circuit




Figure 3. Test circuit for switching times

Definitions for test circuit:

DUT=Device Under Test.

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.

4.2、AC Testing Waveforms




Figure 4. Propagation delay, output transition time

4.3、Measurement Points

Supply voltage	Input	Output
V_{DD}	V_M	V_M
5V to 15V	$0.5 \times V_{DD}$	$0.5 \times V_{DD}$


4.4、Test Data

Supply voltage	Input		Load
V_{DD}	V_I	t_r, t_f	C_L
5V to 15V	V_{SS} or V_{DD}	$\leq 20\text{ns}$	50pF



5、Package Information


5.1、DIP14



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524 (BSC)		0.060 (BSC)	
C	0.204	0.360	0.008	0.014
D	18.800	19.200	0.740	0.756
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540 (BSC)		0.100 (BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354




5.2、SOP14





5.3、TSSOP14





6、Statements And Notes

6.1、The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、Notion

Recommended carefully reading this information before the use of this product;

The information in this document are subject to change without notice;

This information is using to the reference only, the company is not responsible for any loss;

The company is not responsible for the any infringement of the third party patents or other rights of the responsibility.