



- Simple Driver Requirement
- Low On-resistance
- RoHS Compliant & Halogen-Free



BVDSS	100V
RDS(ON)Typ	8.1mΩ
ID	75A



Description

KE6802 is from Kingeavy innovated design and silicon process technology to achieve the lowest possible on- resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	100	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	63	A
I _D @T _c =100°C	Drain Current, V _{GS} @ 10V	40	A
I _{DM}	Pulsed Drain Current ¹	110	A
P _D @T _A =25°C	Total Power Dissipation	2.1	W
P _D @T _c =25°C	Total Power Dissipation	40	W
P _D @T _c =100°C	Total Power Dissipation	16	W
E _{AS}	Avalanche Energy, Single pulse ⁴	36	mJ
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R _{thj-c}	Maximum Thermal Resistance, Junction-case	3	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient ₃	60	°C/W

Electrical Characteristics@ $T_j=25\text{ }^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{ID}=250\mu\text{A}$	100	-	-	V
$\text{RDS}(\text{ON})$	Static Drain-Source On-Resistance ₂	$\text{V}_{\text{GS}}=10\text{V}$, $\text{ID}=20\text{A}$	-	8.1	9.7	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{ID}=20\text{A}$	-	11.5	14.5	$\text{m}\Omega$
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{ID}=250\mu\text{A}$	1	2	3	V
g_{fs}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}$, $\text{ID}=20\text{A}$	-	34	-	S
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
I_{GSS}	Gate-Source Leakage	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$\text{ID}=20\text{A}$ $\text{V}_{\text{DS}}=50\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$	-	41	-	nC
Q_{gs}	Gate-Source Charge		-	9	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	10.5	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$\text{V}_{\text{DS}}=50\text{V}$ $\text{ID}=1\text{A}$ $\text{RG}=6\Omega$ $\text{V}_{\text{GS}}=10\text{V}$	-	9.1	-	ns
t_r	Rise Time		-	17.5	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time		-	32.2	-	ns
t_f	Fall Time		-	72	-	ns
C_{iss}	Input Capacitance	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=50\text{V}$ $f=1.0\text{MHz}$	-	2150	-	pF
C_{oss}	Output Capacitance		-	504	-	pF
Crss	Reverse Transfer Capacitance		-	35	-	pF
Rg	Gate Resistance	$f=1.0\text{MHz}$	-	1	-	Ω


Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ₂	$\text{IS}=10\text{A}$, $\text{V}_{\text{GS}}=0\text{V}$	-	0.8	1.1	V
t_{rr}	Reverse Recovery Time	$\text{IS}=10\text{A}$, $\text{VR}=50\text{V}$ $d\text{I}/dt=100\text{A}/\mu\text{s}$	-	37.2	-	ns
Q_{rr}	Reverse Recovery Charge		-	35	-	nC

Notes:


- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse Test
- 3.Surface mounted on 1 in² 2oz copper pad of FR4 board, t <10sec ; 60°C/W when mounted on min. copper pad.
- 4.Starting $T_j=25\text{ }^\circ\text{C}$ $\text{Vdd}=50\text{V}$, $L=0.1\text{mH}$, $\text{Rg}=25\Omega$.

N-Channel Typical Characteristics




V_{DS} - Drain - Source Voltage (V)

Figure 1. Output Characteristics




I_D - Drain Current (A)

Figure 2. On-Resistance vs. ID




V_{GS} - Gate - Source Voltage (V)

Figure 3. On-Resistance vs. VGS




T_j , Junction Temperature(°C)

Figure 4. Gate Threshold Voltage




T_j , Junction Temperature(°C)

Figure 5. Drain-Source On Resistance




V_{SD} , Source-Drain Voltage(V)

Figure 6. Source-Drain Diode Forward




V_{DS} - Drain - Source Voltage (V)

Figure 7. Capacitance




Q_g , Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




T_c - Junction Temperature (°C)

Figure 9. Power Dissipation




I_D - Drain Current (A)

Figure 10. Drain Current



V_{DS} - Drain-Source Voltage (V)


Figure 11. Safe Operating Area



t_1 , Square Wave Pulse Duration(s)

Figure 12. $R_{\theta JC}$ Transient Thermal Impedance

Marking Information



Package	TO-252	
XXXX	Part Number	
PP	Package Code	
Y	Year	F=2020 , G=2021,
WW	Weeks	Ex. 10/27=44weeks, 11/3=45weeks
FF	Wafer lot	Lot No.
A	Serial	Serial No.
Dot	First pin	

Package Outline : TO-252 : (mm)

